

Racal Instruments™ 3352A VXI Rubidium User Manual

Publication No. 981036 Rev. A

Astronics Test Systems Inc. 4 Goodyear, Irvine, CA 92618 Tel: (800) 722-2528, (949) 859-8999; Fax: (949) 859-7139

<u>atsinfo@astronics.com</u> <u>atssales@astronics.com</u> <u>atshelpdesk@astronics.com</u> <u>http://www.astronicstestsystems.com</u>

Copyright 2015 by Astronics Test Systems Inc. Printed in the United States of America. All rights reserved. This book or parts thereof may not be reproduced in any form without written permission of the publisher.

THANK YOU FOR PURCHASING THIS ASTRONICS TEST SYSTEMS PRODUCT

For this product, or any other Astronics Test Systems product that incorporates software drivers, you may access our web site to verify and/or download the latest driver versions. The web address for driver downloads is:

http://www.astronicstestsystems.com/support/downloads

If you have any questions about software driver downloads or our privacy policy, please contact us at:

atsinfo@astronics.com

WARRANTY STATEMENT

All Astronics Test Systems products are designed to exacting standards and manufactured in full compliance to our AS9100 Quality Management System processes.

This warranty does not apply to defects resulting from any modification(s) of any product or part without Astronics Test Systems express written consent, or misuse of any product or part. The warranty also does not apply to fuses, software, non-rechargeable batteries, damage from battery leakage, or problems arising from normal wear, such as mechanical relay life, or failure to follow instructions.

This warranty is in lieu of all other warranties, expressed or implied, including any implied warranty of merchantability or fitness for a particular use. The remedies provided herein are buyer's sole and exclusive remedies.

For the specific terms of your standard warranty, contact Customer Support. Please have the following information available to facilitate service.

- 1. Product serial number
- 2. Product model number
- 3. Your company and contact information

You may contact Customer Support by:

E-Mail:	atshelpdesk@astronics.com	
Telephone:	+1 800 722 3262	(USA)
Fax:	+1 949 859 7139	(USA)

RETURN OF PRODUCT

Authorization is required from Astronics Test Systems before you send us your product or sub-assembly for service or calibration. Visit <u>http://astronicstestsystems.com/support</u> and select **RMA Request** to complete an RMA form. You may also call or contact Customer Support at 1-800-722-3262 or 1-949-859-8999 or via fax at 1-949-859-7139. We can also be reached at: <u>atshelpdesk@astronics.com</u>.

If the original packing material is unavailable, ship the product or sub-assembly in an ESD shielding bag and use appropriate packing materials to surround and protect the product.

PROPRIETARY NOTICE

This document and the technical data herein disclosed, are proprietary to Astronics Test Systems, and shall not, without express written permission of Astronics Test Systems, be used in whole or in part to solicit quotations from a competitive source or used for manufacture by anyone other than Astronics Test Systems. The information herein has been developed at private expense, and may only be used for operation and maintenance reference purposes or for purposes of engineering evaluation and incorporation into technical specifications and other documents which specify procurement of products from Astronics Test Systems.

TRADEMARKS AND SERVICE MARKS

All trademarks and service marks used in this document are the property of their respective owners.

• Racal Instruments, Talon Instruments, Trig-Tek, ActivATE, Adapt-A-Switch, N-GEN, and PAWS are trademarks of Astronics Test Systems in the United States.

DISCLAIMER

Buyer acknowledges and agrees that it is responsible for the operation of the goods purchased and should ensure that they are used properly and in accordance with this document and any other instructions provided by Seller. Astronics Test Systems products are not specifically designed, manufactured or intended to be used as parts, assemblies or components in planning, construction, maintenance or operation of a nuclear facility, or in life support or safety critical applications in which the failure of the Astronics Test Systems product could create a situation where personal injury or death could occur. Should Buyer purchase Astronics Test Systems product for such unintended application, Buyer shall indemnify and hold Astronics Test Systems, its officers, employees, subsidiaries, affiliates and distributors harmless against all claims arising out of a claim for personal injury or death associated with such unintended use.

FOR YOUR SAFETY

Before undertaking any troubleshooting, maintenance or exploratory procedure, read carefully the **WARNINGS** and **CAUTION** notices.



This equipment contains voltage hazardous to human life and safety, and is capable of inflicting personal injury.



If this instrument is to be powered from the AC line (mains) through an autotransformer, ensure the common connector is connected to the neutral (earth pole) of the power supply.



Before operating the unit, ensure the conductor (green wire) is connected to the ground (earth) conductor of the power outlet. Do not use a two-conductor extension cord or a three-prong/two-prong adapter. This will defeat the protective feature of the third conductor in the power cord.



Maintenance and calibration procedures sometimes call for operation of the unit with power applied and protective covers removed. Read the procedures and heed warnings to avoid "live" circuit points.

Before operating this instrument:

- 1. Ensure the proper fuse is in place for the power source to operate.
- 2. Ensure all other devices connected to or in proximity to this instrument are properly grounded or connected to the protective third-wire earth ground.

If the instrument:

- fails to operate satisfactorily
- shows visible damage
- has been stored under unfavorable conditions
- has sustained stress

Do not operate until performance is checked by qualified personnel.

CE Declaration of Conformity

ronics Test Systems Inc. oodyear Street ne, CA 92718 sole responsibility that the 2A Rubidium Oscillator 408630, 408630-001	
oodyear Street he, CA 92718 sole responsibility that the 2A Rubidium Oscillator 408630, 408630-001	्र •
2A Rubidium Oscillator 408630, 408630-001	
408630, 408630-001	
ne following Product Specif	ications:
61326: 1998+A1: 1998+A2	: 2001
C CFR 47, PART 18, SUB	PART B, CLASS A
S-003 ISSUE 4: February	2004, CLASS A
ry Information:	
	net when the product is installed in ertified mainframe with faceplates as applicable.
	s with the requirements of the Low and the EMC Directive 89/336/EEC
	Calar Zag Engineering Manager
	•

This page was intentionally left blank.

Table of Contents

Chapter 1	1-1
INTRODUCTION	1-1
General Description	1-1
Product Configuration	1-1
MTBF	1-2
Programming	1-2
Chapter 2	2-1
VX405	2-1
General Description	2-1
Purpose of Equipment	2-1
Specifications of Equipment	2-1
Key Features	2-1
Electrical	2-2
Mechanical	2-2
Environmental	2-2
Bus Compliance	2-3
Applicable Documents	2-3
Installation	2-3
Unpacking and Inspection	2-3
Handling Precautions	2-4
Installing or Replacing M/MA Modules	2-4
Installation of 3352A into VXI Chassis	2-6
Functional Description	2-6
General	2-6
Interfaces	2-8
I/O and Memory Addressing	2-8
Triggers	2-9
Interrupts	2-9
Hardware Configuration	2-9
Logical Address	2-9
Modulo Select	2-9

Address Space	
M/MA Module Enable	2-9
Indicators	2-11
Connectors	2-12
Front Panel Connector	2-12
Rear Connectors	2-12
Configuration Registers	2-13
VXI Configuration Registers	2-13
VXI Identification (ID) Register	2-13
VXI Device Type Register	2-13
VXI Status/Control Register	2-14
VXI Offset Register	2-14
Special Function Register	2-16
Interrupt Control Registers	2-16
Trigger Control Register	2-16
Operating Instructions	2-18
General	2-18
Hardware Configuration	2-18
Logical Address Selection	2-18
Address Space Selection	2-20
M/MA Module Enable	2-20
Software Configuration	2-20
Required Memory Setting	2-20
Triggers	2-21
Interrupts	2-22
M/MA Module Identification	2-22
Built in Test and Diagnostics	2-23
Trouble Analysis Guide	2-23
hapter 3	
1212	
General Description	
Purpose of Equipment	
Specifications of Equipment	
Key Features	
Specifications	
Mechanical	

Bus Compliance	
Applicable Documents	
Installation	3-5
Unpacking and Inspection	
Handling Precautions	
Installation of M/MA Modules	
Preparation for Reshipment	
Functional Description	
Overview	
M-Module Interface	
Control Logic	
Microcontroller/ UART	
Rubidium Oscillator	
Physical Layout	
Input/Output Signals	
EXTPWR	3-10
LOCK	3-10
SERVICE	3-10
1 PPSIN	3-10
1PPSOUT	
SINEOUT	3-10
SQUOUT	
Identification and Configuration Registers	3-11
I/O Registers	3-11
M-Module Identification PROM	
Operation	3-14
Programming	
Writing Registers	3-14
Rubidium Oscillator Communication	
Data Format	3-14
Run Mode Data Format (Customer Mode)	
X72 1PPS Functions	3-18
X72 1PPS Algorithm Operation	3-19
Changing the "y" Coefficients	3-19
The "y" Coefficients – Factory Default	
The "j" Command	

The "g" Command	3-21
Calibration	3-21
Floating Point Number Representation	
Interrupts	3-25
ID PPROM	3-25
Chapter 4	4-1
M213	4-1
General Description	4-1
Purpose of Equipment	4-1
Specifications of Equipment	4-1
Module Key Features	4-1
Oncore M12+ Specific Features	4-1
Specifications	4-2
Mechanical	4-4
Bus Compliance	4-4
Applicable Documents	4-4
Functional Description	4-5
Overview	4-5
M-Module Interface	4-5
Control Logic	4-5
Microcontroller/ UART	
Oncore M12+ Timing Receiver	4-6
Power Conversion and Distribution	
Physical Layout	4-6
Input/Output Signals	4-7
PPS	4-7
ANT	4-7
EXTPWR	4-7
PPSACT	4-7
GND	4-7
Identification and Configuration Registers	
I/O Registers	
M-Module Identification PROM	
Operation	4-10
Rubidium Oscillator Communication	
Interrupts	

ID Prom	
Chapter 5	5-1
M1712	5-1
General Description	5-1
Interfacing to the M1712	
Sine-wave Output Enable	
Sine Wave Gain	
Sine Wave Monitoring	
Square Wave Output Enable	5-6
Square Wave Monitoring	5-6
Connectors	5-7
Specifications	5-7
Electrical	5-7
Environmental	
Physical	
Chapter 6	6-1
M1714	6-1
GENERAL DESCRIPTION	6-1
Specifications of Equipment	6-1
Key Features	6-1
Specifications	6-1
Mechanical	6-2
Bus Compliance	
Applicable Documents	6-3
Ordering Information	6-3
FUNCTIONAL DESCRIPTION	6-3
Overview	
M-Module Interface	6-4
Control Logic	
Front Panel Connectors	6-5
Mating Connectors	6-10
OPERATING MODE	
Register Definitions	
M1714 ID Register (00h)	
Revision ID Register (02h)	6-12
BIST Command Register (04h)	

Status Register (04h)	6-13
Direction Control for Octets 1-8 (0Ah)	6-13
Direction Control for Octets 9-16 (0Ch)	6-14
Master Write Strobe for Stimulus Data (0Eh)	6-14
Master Read Strobe for Response Data (0Eh)	6-14
Octet Stimulus / Response Data Register (10h – 2Eh)	6-14
Chapter 7	7-1
M1721	7-1
General Description	7-1
Purpose of Equipment	7-1
Specifications of Equipment	7-1
Key Features	7-1
Specifications	7-2
Mechanical	7-4
Bus compliance	7-4
Applicable Documents	7-4
Functional Description	7-5
Overview	7-5
M-Module Interface	7-6
Analog Inputs	7-6
TTL Inputs	7-6
Differential Inputs	7-6
TTL Outputs	7-7
ECL Outputs	7-7
Input/Output Signals	7-8
STA SYSTRG A + and STA SYSTRG B+	7-8
STA SYSTRG A- and STA SYSTRG B	7-8
GATEWAYTRG1+ and GATEWAYTRG2+	7-8
GATEWAYTRG1- and GATEWAYTR2	7-8
RFSG2 PULSE and RFSG3 PULSE	7-8
SYSTRG1 and SYSTRG2	7-8
RFSGxATRIG and HPSA and SLOT0	7-8
RFSG2 PTRIG and RFSG3 PTRIG	7-8
MODTRG1 and MODTRG2	
GROUND	7-8
Identification and Configuration Registers	7-9

I/O Registers	7-9
Module Identification	7-12
Mating Connectors	7-12
Operation	7-13
Appendix A	A-1
VX405C (P1 & P2) CONNECTORS	A-1
Appendix B	B-1
M212 CONNECTORS	B-1
Appendix C	C-1
M213 CONNECTORS	C-1
Appendix D	D-1
M1712 CONNECTORS	D-1
Appendix E	E-1
M1721 CONNECTORS	E-1

This page was left intentionally blank.

List of Figures

Figure 2-1, 3352A M/MA Configuration Diagram	2-5
Figure 2-2, VX405C Functional Block Diagram	2-7
Figure 2-3, Memory Organization	2-8
Figure 2-4, VX405C Hardware Configurable Controls	2-10
Figure 2-5, 3352A Front Panel	2-12
Figure 2-6, VXI Configuration Registers	2-15
Figure 2-7, VXI Configuration Registers (continued)	2-16
Figure 2-8, Special Function Registers	2-17
Figure 3-1, M-Module Installation	
Figure 3-2, M212 Functional Block Diagram	
Figure 3-3, M212 Physical Layout	
Figure 3-4, M/MA Interface Connector Configuration	
Figure 3-5, M212 Front Panel	
Figure 3-6, M212 I/O Registers	
Figure 3-7, ID PROM Access Routine	
Figure 4-1, Functional Block Diagram	
Figure 4-2, M213 Physical Layout	
Figure 4-3, M213 Front Panel	
Figure 4-4, M213 I/O Registers	
Figure 4-5, ID PROM Access Routine	4-11
Figure 5-1, M1712 Front Panel	5-1
Figure 5-2, M1712 PWA, Component Side	
Figure 5-3, Sine Wave Gain Amplifiers	
Figure 5-4, Dual Attenuators for Sine Wave Gain Settings	
Figure 5-5, Sine Wave RF Power Monitors	
Figure 5-6, Square Wave Output Enable Control	5-6
Figure 6-1, M1714 Block Diagram	6-4
Figure 6-2, M1714 Front Panel Connectors	6-5
Figure 6-3, Command Register Bit Assignment for the M1714	6-12
Figure 6-4, BIST Status Register Bit Assignment for the M1714	6-13
Figure 6-5, Direction Control for Octets 1-8	
Figure 6-6, Direction Control for Octets 9-16	6-14

Figure 7-1, Functional Block Diagram	7-5
Figure 7-2, M1721 I/O Registers	7-10
Figure A-1, P1 Pin Configuration	A-1
Figure A-2, P2 Pin Configuration	
Figure B-1, M212 Front Panel I/O Signals	B-1
Figure B-2, M212 M/MA Interface Connector Configuration	
Figure C-1, M213 Front Panel I/O Signals	C-1
Figure C-2, M213 M/MA Interface Connector Configuration	C-2
Figure D-1, M1712 Connectors	D-1
Figure E-1, M1721 Front Panel Connectors	E-1
Figure E-2, M1721 M-Module Interface	E-2

List of Tables

Table 2-1, VXI Register Address Map	2-13
Table 3-1, I/O Address Map/Command Summary	
Table 3-2, M/MA Module EEPROM IDENT Words	
Table 3-3, 1PPS States Returned with the j Command	
Table 3-4, Floating Point Number Representation for DSIP	
Table 3-5, X72 Run Mode Commands	
Table 3-6, X72 Output Control Status Register Structure	
Table 4-1, I/O Address Map/Command Summary	4-8
Table 5-1, Register Map	5-2
Table 5-2, Sine Wave Output Enable Register	5-3
Table 5-3, Sine Monitor Control Register	5-5
Table 5-4, Sine Monitor LSB Register	5-5
Table 5-5, Sine Monitor Control Register	5-5
Table 5-6, Square Wave OE Configuration Register	5-6
Table 5-7, Square Wave OE Control Register	5-6
Table 6-8, Square Wave Status Register #1	
Table 6-9, Square Wave Status Register #2	5-7
Table 6-1, M1714 Front Panel Pin-outs	6-6
Table 6-2, Mating Connectors	6-10
Table 6-3, M1714 Register Address Offset Assignments	6-11
Table 6-4, BIST Command Register Bit Definitions	6-12
Table 6-5, BIST Status Register Bit Definitions	6-13
Table 7-1, I/O Address Map/Command Summary	7-9
Table 7-2, M-Module FRAM Words	
Table 7-3, Mating Connectors	7-12

DOCUMENT CHANGE HISTORY

Revision	Date	Description of Change
А	7/22/2015	Initial release.

Chapter 1 INTRODUCTION

General Description	Model 3352A is a single-slot, C-size VXI module that provides a GPS-disciplined 10 MHz Rubidium frequency standard. The module provides two 1 V_{RMS} sinewave and eight TTL-level outputs. The GPS timing receiver is capable of tracking up to 12 satellites and includes automatic site survey for accurate antenna position location. An external power input keeps the Rubidium standard very stable over time and keeps the GPS settings in memory from becoming corrupt during the absence of VXI test station power.
	Using ANSI Standard M-Module building blocks, Model 3352A integrates a Rubidium oscillator, a GPS timing receiver, and clock and trigger distribution into a single-slot package. The module is an integration of several standard products as shown below. The M1721 Trigger Distribution board and GPS antenna are optional. The GPS antenna option includes a Motorola Oncore Timing2000 antenna and 15 meters of coaxial cable.
Product Configuration	Model 3352A is available in four different configurations, differentiated by which M-Modules are installed. These configurations are listed below along with a table of M-Modules

	included in each.	C C	
408630	3352A with GPS		
408630-001	3352A		

1) 408630	3352A with GPS
2) 408630-001	3352A
3) 408630-003	3352A with Digital I/O

4) 408630-004 3352A with GPS and M1721 Trigger Distribution

3352A Variant	VX405C Carrier	M212 Rubidium	M213 GPS	M1712 Clk Dist	M1714 Digital I/O	M1721 Trig Dist
408630	Х	Х	Х	Х		
408630-001	Х	Х		Х		
408630-003*	Х	Х		Х	Х	
408630-004	Х	Х	Х	Х		Х

* Identical to part number 407919-006.

	This manual covers all variants of the 3352A listed in the above table. You may disregard descriptions of M-Modules that are not contained in your variant of Model 3352A.			
MTBF	MTBF was calculated in accordance with MIL-HDBK-217 FN2.			
	MTBF	values f	for Model 3352A variants:	
	408630 408630 408630 408630)-001)-003	3352A with GPS 3352A 3352A with Digital I/O 3352A with GPS and Trig Dist 2	29,551 hrs 33,967 hrs 35,348 hrs 28,453 hrs
	MTBF	values f	for major subassemblies of Mode	3352A:
	VX405	C Carrie	r	62,622 hrs
	M212	M212 I Rubidi	board um Module	926,476 hrs 174,720 hrs
	M213			
		M213 I M12 G	board PS receiver	264,879 hrs 1,600,100 hrs
	M1712			237,441 hrs
	M1714			765,387 hrs
	M1721			663,695 hrs
Programming	A VXI <i>plug&play</i> driver (PN 922744) is available that provides h level functions to configure, operate, and get status of the 335 The driver includes an interactive soft front panel application allows the user to interactively control the 3352A from Windows-based VXI host. Also included are 32-bit Windows and LIB files that allow the user to call the VXI <i>plug&play</i> d from almost any programming environment including C, C Visual Basic, LabWindows/CVI, and LabView. The drive provided with source code as well as help files to assist developer with programming the module.			
	VXI <i>plu</i> the VX	<i>g&play</i> d I Plug ar	Im system requirements must be me river. These minimum requirements a nd Play specification document VPP ardware requirements for the Windo	are specified in -2. In general,
			1000/ IDM DC compatible	

- Must be 100% IBM PC compatible
- Must have an 80486/33 MHz or greater CPU with floating point
- Must have at least a 120 MB hard disk

- Must have a VGA or higher compatible monitor
- Must have at least 8-MB RAM (16 MB recommended)
- Must have a Windows-compatible mouse
- Must have the capability to control a VXI system

In addition, the following are minimum software requirements that must also be met:

- Microsoft Windows 95, 98, ME, NT, 2000, XP or higher
- VISA I/O Library Version 2.0 of higher (most recent version is recommended)
- Minimum VXI Resource Manager software needed to configure a VXI system

To install the VXI*plug&play* driver, run *Setup.exe* from the installation disks or from the downloaded files. Follow the instructions on the installation wizard to complete the installation. The recommended installation directory is the system VXIppp directory. The driver files will be installed on your system as follows:

File	Directory	Description
ri3352_32.dll	VXIpnp\WinNT\bin	32-bit Windows DLL
ri3352.lib	VXIpnp\WinNT\lib\bc	Borland-compatible C library
ri3352.lib	VXIpnp\WinNT\lib\msc	Microsoft-compatible C library
ri3352.h	VXIpnp\WinNT\include	ANSI C header file
ri3352.exe	VXIpnp\WinNT\ri3352	Soft front panel Executable
ri3352.c	VXIpnp\WinNT\ri3352	Driver source code
ri3352sfp.c	VXIpnp\WinNT\ri3352	Soft front panel source code
ri3352.fp	VXIpnp\WinNT\ri3352	LabWindows\CVI interactive function panels
ri3352.doc	VXIpnp\WinNT\ri3352	Driver documentation
ri3352.hlp	VXIpnp\WinNT\ri3352	Driver help file
ri3352sfp_help.hlp	VXIpnp\WinNT\ri3352	Soft front panel help file
ri3352uir.uir	VXIpnp\WinNT\ri3352	Soft front panel user interface file for LabWindows/CVI
ri3352uir.h	VXIpnp\WinNT\ri3352	Header file for the soft front panel user interface

For details on the specific driver functions or on operating the soft front panel application, refer to the installed help files. If low-level (i.e. register level) programming details are needed for any of the modules that make up the 3352A (M212, M213, M1712, M1714, M1721), refer to documentation for the specific module, which is contained in separate chapters of this manual.

The 3352A requests four VXI logical addresses from the resource manager. Each logical address refers to one of the four modules that make up the integrated unit. When accessing the VXI Plug and Play driver, only the base address (position A of the VX405C) should be used.

Chapter 2 VX405

General Description	The VX405C is a single-slot, register-based, C-size, VXlbus- compatible carrier module that provides electrical and mechanical interfaces for up to six single M- or MA-Modules (M/MAs). Of these six M-Module interfaces, four are used for a fully-populated 3352A. This is because the M1714, M1721, and M212 are double-wide M- Modules and only one of the two connections is enabled. The connections that are enabled are A, C, D, and E for a fully- populated 3352A. Each installed M/MA Module appears as an independent VXI instrument to the VXI resource manager. Full VXI and MA-Module triggering and addressing is supported.
Purpose of Equipment	The VX405C provides a carrier function for the plug-in modules that make up the 3352A Rubidium system.
Specifications of Equipment	
Key Features	 Supports up to six (6) ANSI/VITA 12-1996 compliant single-wide M or MA-Modules, or any valid combination of 2-, 3-, or 4-wide modules
	 Supports extended M-Module functions (MA) such as extended 24-bit addressing for up to 16 Mbytes of memory, 32-bit data bus, and trigger signals for synchronization of MA-Modules
	 VXI A16, A24, and A32 addressing supported
	 D8, D16, and D32 accesses supported
	 Individual Logical Addressing of M/MA-Modules
	 Isolated, filtered, and fused +5 V, +12 V, and -12 V supplies for each M-Module
	 ±24 V Auxiliary Power Connector (Rev. C or higher assemblies only)
	Separate software programmable interrupt levels
	 MA-Module TRIGA and TRIGB can be connected to any VXI TTL Trigger Line through software control

- M/MA Module data access time < 800 ns
- Front panel EMI shielding
- Interactive Mezzanine Control software available

Electrical The VX405C only requires the +5 V power from the VXI back plane; however, ±12 V may be required by installed M-Modules, and ±24 V may be required if the auxiliary power connection is used. The carrier's peak module current (I_{PM}) for the +5 V supply is 1.2 amps. A total of 7.2 A at +5 V is available for the VXI backplane.

> For electrical information on individual M/MA's, please reference each M/MA's documentation. The power requirements for each M/MA installed must be added to the VX405C requirements for the total module's requirements.

	-0001		-0002
	Power off		Standard replaceable
	resetting fuses		fuses
	Hold Current	Trip Current	
Total Max. Current +5V	5 A	10 A	10 A
Total Max. Current +12V	2.5 A	5 A	
Total Max. Current +12V	2.5 A	5 A	

	+5 V	+12 V	-12 V	+24 V	-24 V
Total Available from VXI Slot	7.2 A	1.0 A	1.0 A	1.0 A	1.0 A
Used by VX405C internal logic	1.2 A	0 A	0 A	0 A	0 A
-0001 fused level	5.0 A	2.5 A	2.5 A	1 A	1 A
-0002 fused level	5.0 A	2.5 A	2.5 A	1 A	1 A

	+5 V	+1 2V	-12 V
Allowed by specification per M-Module position	1 A	0.2 A	0.2 A
-0001 fused level per position	1.25 A	0.3 A	0.3 A
-0002 fused level per position	2 A	1 A	1 A

Mechanical

The mechanical dimensions of the module are in conformance with the VXIbus specification Rev. 1.4 for single-slot 'C' size modules. The nominal dimensions are 233.35 mm (9.187 in) high x 340 mm (13.386 in) deep.

	The environmental specifications o	f the module are:	
Environmental	Operating Temperature:	0° C to +55° C	
	Storage Temperature:	-40° C to +75° C	
	Humidity:	<95% without condensation	
	Installed M/MAs may differ in environmental specification. Refer to each individual M/MA's documentation for information.		

Bus Compliance	The module complies with the VXIbus Specification Revision 1.4 for C-size register based modules and with VMEbus Specification ANSI/IEEE STD 1014-1987, IEC 821.		
	Manufacturer ID:FC116 or VXI-IDENT valueModel Code:FF216 or VXI-IDENT valueVXI Access Type:Register BasedVXI Addressing:A16/A24/A32VXI Data Transfer:D8/D16/D32VXI Sysfail:supportedVXI Interrupts:ROAK or RORA, programmableVXI Local Bus:not usedTTL Triggers:SYNC trigger protocol supportedMemory Requirements:M/MA dependent, up to 16MbytesM/MA-Module Compliance:M-Module, MA-Module, A08, A24, D08, D16, D32, INTA, INTB, INTC, TRIGI, TRIGO, IDENT		
Applicable	ANSI/VITA 12-1996American		
Documents	National Standard for The Mezzanine Concept M-Module Specification Approved May 20, 1997 VMEbus International Trade Association 7825 E. Gelding Dr. Suite 104 Scottsdale, AZ 85260-3415 E-mail: info@vita.com URL: http://www.vita.com		
Installation			
Unpacking and Inspection	1. Remove the 3352A module and inspect it for damage. If any damage is apparent, inform the carrier immediately. Retain the shipping carton and packing material for the carrier's inspection.		
	 Verify that the pieces in the package you received contain the correct 3352A module option and the 3352A User Manual. Notify Customer Support if the module appears damaged in any way. Do not attempt to install a damaged module into a VXI chassis. 		
	3. The 3352A module is shipped in an anti-static bag to prevent electrostatic damage to the module. Do not remove the module from the anti-static bag unless it is in a static-controlled area.		

Handling Precautions	The VX405C (VXI carrier for 3352A) contains components that are sensitive to electrostatic discharge. When handling the module for any reason, do so at a static-controlled workstation whenever possible. At a minimum, avoid work areas that are potential static sources, such as carpeted areas. Avoid unnecessary contact with the components on the module.
Installing or Replacing M/MA Modules	To install or replace M/MA-Modules (during upgrading or repair), remove the top shield and front panel covers as needed. <i>There is never a need to remove the bottom shield.</i>
	Remove an M/MA Module by removing the screws that secure it to the VX405C carrier, and carefully unplug the M/MA Module.
	To install an M/MA Module, firmly press the connector on the M/MA together with the connector on the VX405C carrier. Secure the M/MA through the holes in the bottom shield using screws provided with the M/MA. For installing M/MA modules in locations E or F, longer screws are provided (if necessary) to accommodate the standoffs required on the VX405C in those locations.

WARNING: The VX405C VXI carrier supports MA-Modules that use three-row interface connectors. M-Modules use only two-row connectors and must be correctly positioned to use rows A and B on the carrier. When using M-Modules, row C on the VX405C is left unconnected.




Figure 2-1, 3352A M/MA Configuration Diagram

Installation of 3352A into VXI Chassis

Set the module's logical address and addressing mode as described in the sections **Logical Address Selection** and **Address Space Selection**, later in this chapter. Insert the module into the appropriate VXI chassis slot according to the desired priority. Apply power. If no obvious problems exist, proceed to communicate with the module as outlined in the **Operating Instructions** section, later in this chapter.

Functional Description

General

The VX405C carrier in the 3352A provides a mechanical and electrical interface between a VXIbus system and up to six ANSI/VITA 12-1996 standard M/MA Modules. The carrier provides VXI register configuration and access to the M/MA Module's I/O Space and Memory (if present). Each M/MA is controlled separately and appears as a different logical address in the VXI environment. A simplified block diagram of the module is shown in **Figure 2-2**. The VX405C has no logical address or programmable registers associated with it, thus allowing the carrier to be completely transparent in the VXI system.




Figure 2-2, VX405C Functional Block Diagram

Interfaces

The six M/MA locations interface electrically and mechanically with industry-standard M/MA modules meeting the ANSI/VITA 12-1996 M-Module Specification (approved May 20, 1997). Each M/MA has its own I/O connector and is accessible through the front panel of the VX405C via the connector or a user-provided cable.

I/O and Memory Addressing

The VX405C supports D8 (Even/Odd), D16, and D32 data access as well as A16, A24, and A32 addressing. The VXI registers of the M/MAs are accessible in the A16 address space. The VXI Offset Register is used to map the M/MA I/O Space and MA Memory (if applicable) into the A24 or A32 addressing space. For MA's that support memory, the memory begins at the mid-point of the total memory required as shown in **Figure 2-3**.




Figure 2-3, Memory Organization

Triggers	Each M/MA is allowed two trigger lines, TRIGA and TRIGB. A Trigger may be an input or output. The VX405C Carrier provides a software-programmable connection to any VXI TTL Trigger line (SYNC Protocol). Each M/MA trigger can be enabled, logically inverted, configured as input or output, and mapped to any of the eight VXI TTL Trigger lines.
Interrupts	Each M/MA can support one interrupt request as specified in the ANSI/VITA 12-1996 Specification. Each interrupt can be programmed to an individual interrupt level and is handled separately during interrupt acknowledge cycles. A hardware priority for each interrupt programmed to the same level, begins with M/MA slot A's interrupt being the highest priority and M/MA slot F's Interrupt being the lowest priority. For further detail, refer to the section Interrupts , later in this chapter.
Hardware Configuration	The logical address, address space, and positions of the occupied M/MA-module locations must be configured prior to installing the carrier into the chassis. The configuration is done using the switches described below and shown in Figure 2-4 .
<u>Logical Address</u>	Each M/MA location has its own logical address based on a five position address switch. The selected logical address establishes the address for position A. The other positions follow in sequential or modulo-8 order, depending on the Modulo Select switch. Refer to the section Logical Address Selection , later in this chapter, for more details.
<u>Modulo Select</u>	This switch allows the user to set the desired numbering (sequential or modulo-8) of the logical addresses assigned to each M/MA location on the VX405C. The switch is located at position 7 of the logical address switch. Refer to the section Logical Address Selection , later in this chapter, for more details.
Address Space	This switch selects either A24 or A32 addressing. The switch is located at position 8 of the logical address switch. For A24 addressing the switch should be set in the OPEN or '1' position.
<u>M/MA Module Enable</u>	Six switches are provided to enable the individual M/MA locations. Each switch corresponds to an M/MA location and must be enabled before the carrier will recognize an M/MA present. The following is the switch settings for each of the 3352A configurations.
	SW2-1 through 6 A B C D E F FOR P/N: 408630 DIS DIS DIS EN EN EN DIS FOR P/N: 408630-001 DIS DIS DIS EN EN EN DIS FOR P/N: 408630-002 EN DIS EN EN EN DIS FOR P/N: 408630-003 EN DIS DIS EN EN DIS FOR P/N: 408630-004 EN DIS DIS EN EN DIS FOR P/N: 408630-004 EN DIS DIS EN EN DIS




Figure 2-4, VX405C Hardware Configurable Controls

Indicators

Eight LED indicators are provided on the front panel. Their functions are:

- FAIL: This front panel LED indicates the PASS/(SYSFAIL) status. The LED illuminates during reset, initialization, or if there is a failure on the VX405C Carrier itself.
- ID: This front panel LED illuminates whenever the host processor applies the MODID signal to the slot the module is occupying.
- A, B, C, D, E, F: These front panel LEDs illuminate whenever that M/MA is properly accessed by the host processor.

Connectors

Front	Panel
Connector	

The front panel connectors are part of the M/MAs themselves, and are therefore M/MA-dependent. Front panel covers are provided to close the front panel openings on any unused M/MA locations. The covers should be used to control airflow and EMI leakage when there is no M/MA module installed.

The P1 and P2 connectors are **Rear Connectors** configured in accordance with the VXI specification. (See Figure 2-5)




Figure 2-5, 3352A Front Panel

Configuration Registers

There are a variety of registers used to configure and control the VX405C module. The VXI configuration registers provide for control and status as required by the VXIbus specification. An address map of the registers is shown in **Table 2-1**.

Table 2-1, VXI Register Address Map

A16 Address	Register Description
Base + 00	VXI ID
Base + 02	VXI Device Type
Base + 04	VXI Status/Control
Base + 06	VXI Offset Register
Base + 08 (or 20)	Interrupt Control Register
Base + 0A (or 22)	Trigger Control Register

VXI Configuration Registers

The VXI configuration registers contain basic information needed to configure a VXIbus system. The configuration information includes: manufacturer identification, product model code, device type, memory requirements, device status, and device control. The registers are briefly described below and are detailed in **Figure 2-6**.

VXI Identification (ID)(Base + 0016) This read-only register provides the manufacturer
identification, device classification (i.e., register based), and the
addressing mode (i.e. A32).

VXI Device Type Register

(Base + 02_{16}) This read/write register provides the model code (see note) identifier and allows the user to set the M/MA's required memory.

NOTE: The manufacturer and model code identification depends on the installed M/MA-Module's support of the VXI extension to the optional M-Module IDENT function. For modules that support the VXI IDENT extension (non-standard), the manufacturer and model code of the M/MA-Module is reported and the required memory is automatically set according to the M/MA-Module requirements. For all other modules, C & H Technologies (FC1₁₆) is reported as the manufacturer and the VX405C (FF2₁₆) as the model code. Additionally, the user may have to set the required memory. Refer to M/MA Module Identification for details on the VXI INDENT Extension

VXI Status/Control Register	(Base + 04 ₁₆) A read of this register provides the state of the P2 MODID* line and the SYSFAIL inhibit, ready and self-test status. A write to this register allows disabling of the SYSFAIL function and individual reset of the associated M/MA module.
VXI Offset Register	(Base + 06 ₁₆) This read/write register controls the offset value for addressing the M/MA I/O space and memory. The VXI system resource manager or control module sets this value according to the memory requirements specified for this module and the memory requirements of the other instruments in the system.

00						VXI	ID							
Bit	15 14	13 12	11	10	9	8	7	6	5	4	3	2	1	0
Read	Device	Address												
Only	Class	Space					Ma	anufac	turer	ID				
Addres	ice Class ⇔ ss Space ⇔ Manuf. ID ⇔	Device C Address Manufact	Space	(00 =	Ă16/A	24, 01	= A1	6/A32, details	10 =	reser	ved, 1	1 = A′	16 Onl	у)
02					VXI	Devid	ce T	vpe						
Bit	15 14	13 12	11	10	9	8	7	6	5	4	3	2	1	0
Write	Required													
Read	Required	Memory					ľ	Nodel	Code					
	del Code ⇔ I Memory ⇔	Model co Required VXI addre <u>Mem I</u>	mèmo ess spa <u>Rq'd b</u>	ory (va ace se	alue de etting,	epends	ole be	low)			-	A moc		nd
		<u>M/</u>	<u>MA</u>											
		0 b	ytes			F	(64K))			E	(512 b	ytes)	
			8 bytes				(64K					(512 b		
			bytes				(64K)					(512 b	ytes)	
			2 bytes	5			(64K)					(1K)		
		1K 2K					(64K) (64K)					(2K)		
		2K 4K					(64K)					(4K) (8K)		
		8K					(64K)					(16K)		
		16	<				(64K					(32K)		
		32k	<				(64K					64K)		
		64k	<			E	(128	K)			6 ((128K))	
		128					(256					(256K)		
		256					(512	K)				(512K))	
		512					(1M)					(1M)		
		1M					(2M)					(2M)		
		2M					(4M)					(4M)		
		4M					(8M)	`			0 ((8M)		
		8M 16N					(16M (32M				-			
		101				0	02101	/						

Figure 2-6, VXI Configuration Registers

Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1	04							VXI	Statu	s/Co	ntrol						
	Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Write AAA 1 1 1 1 1 1 1 1 1 1 1 1 1 SI	Write	AAA	-	-	1	1	1	1	1	1	1	1	1	-	-	SI	RST
Read AAA MID CSE 1 1 1 1 1 1 1 1 1 1 1 RDY Pass 0	Read	AAA	MID	CSE	1	1	1	1	1	1	1	1	1	RDY	Pass	0	0

AAA \Rightarrow A24/A32 Access (0 = disabled)

- MID \Rightarrow Module ID Status (0 = P2 MODID* line is selected)
- $CSE \Rightarrow$ Check Sum Error. (0 = error reading non-volatile memory during power-up.
- Reset on read, 1 = OK)
- $RDY \Rightarrow Ready (1 = ready)$
- Pass \Rightarrow Pass/fail indicator (0 = executing or failed, 1 = passed)
 - $SI \Rightarrow$ Sysfail Inhibit (1 = inhibit, see note)
- RST \Rightarrow Reset (writing a '1' to this bit resets the M module; after a minimum of 100 μ s a '0' must be written to resume normal operation)

Note: The Sysfail Inhibit is a VXI <u>slot</u> inhibit; therefore setting the inhibit bit on any M/MA module will inhibit SYSFAIL on all M/MA modules.

							VXI (Offse	t Reg	giste	r					
06																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Write								Offset	Value	Э						
Read							(Offset	Value	Э						
-																

Offset Value⇔Offset to M/MA's I/O Space and Memory (if applicable)

Figure 2-7, VXI Configuration Registers (continued)

Special Function Register

- Interrupt Control Registers(base + 0816 or base + 2016) This read/write register sets the
interrupt level, and provides the upper byte of vector for M/MA
interrupt types INTA and INTB.Trigger Control Register(base + 0A16 or base + 2216) This read/write register selects a VXI
 - TTL Trigger line for the TRIGA and TRIGB functions, and sets them as input or output using the VXI TTLTRG Synchronous (SYNC) Trigger Protocol.

08						Inte	rrup	t Cor	ntrol	Regi	ster					
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Write			In	terrup	t Vect	tor			-	-	-	IT	IVE	Inter	rupt L	evel
Read	Interrupt Vector						-	-	-	IT	IVE	Inter	rupt L	evel		

Interrupt Vector \Rightarrow Upper 8 bits of the interrupt vector for type INTA and INTB interrupts. Default = 0.

IT ⇒ Interrupt Type (0 = follows interrupt type used by installed M-Module, 1 = ROAK regardless of M-Module interrupt type)
 Interrupt Level for the M/MA interrupt. Level of '0' disables the interrupt.

Interrupt Level ⇒

 Default = disabled.

 IVE ⇒

 Interrupt vector enable (0 = returns the M-Module vector (if supported by the M-Module), 1 = returns the interrupt vector programmed in this register).

 Default = 1.

0A						Triç	ger	Con	trol F	Regis	ter					
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Write	BEN	BDIR	BINV	-	-	Trig	B TTL	Sel	AEN	ADIR	AINV	-	-	Trig	A TTI	Sel
Read	BEN	BDIR	BINV	-	-	Trig	B TTL	Sel	AEN	ADIR	AINV	-	-	Trig	A TTI	Sel

AEN ⇔	Trigger enable for Trig A (1 = enable, 0= disable). Default = disable.
ADIR ⇒	Trigger direction for Trig A (0 = input (VXI to M-Module), 1 = output (M-Module to VXI)).
	Default = input.
AINV ⇒	Trig A invert bit. (1 = invert logical level of input or output trigger A).
	Default = 0, non-inverting.
Trig A TTL Sel ⇒	Trigger A Mapping to VXI TTL Trigger lines 0 -7.
	Default = 0.
BEN ⇒	Trigger enable for Trig B (1 = enable, 0= disable).
	Default = disable.
BDIR ⇒	Trigger direction for Trig B (0 = input (VXI to M-Module), 1 = output (M-Module
bbiit i	to VXI)).
	Default = input.
	Trig B invert bit. (1 = invert logical level of input or output trigger B).
	Default = 0, non-inverting.
Trig B TTL Sel ⇔	Trigger B Mapping to VXI TTL Trigger lines 0 -7.
	Default = 0.

Figure 2-8, Special Function Registers

Operating Instructions

General

The VX405C VXI carrier in the 3352A is configured through a series of hardware switches and software controlled registers as below. The switches enable the M/MA slots and configure the logical addresses of the M/MAs. The VX405C has software controlled registers for each module. These registers provide configuration of interrupts, triggers, A24/A32 addressing, and required memory. All other M/MA controls are dependent on a specific M/MA and reside on that module (in I/O and memory space).


Hardware Configuration

CAUTION: Module power must be OFF during hardware configuration.

Logical Address Selection	The logical address is set for each M/MA module by selecting the starting logical address and the desired sequencing (sequential or multiple of 8) of addressing using the toggle switches provided on the carrier. With sequential logical addressing (Modulo Select switch in the Up position), the starting logical address can be selected as any multiple of 8 (i.e., 8, 16,, or 248). The M/MA in location A is assigned the starting logical address and the remaining locations (enabled or disabled) are assigned logical addresses in sequential order (i.e., 8, 9, 10, etc.). With Modulo-8 logical address can be selected as any multiple of 64 (i.e., 64, 128, or 192). The M/MA in location A is assigned the remaining locations (enabled or disabled) are assigned the starting logical address and the remaining locations (enable or disabled) are assigned the starting logical address in be selected as any multiple of 64 (i.e., 64, 128, or 192). The M/MA in location A is assigned the starting logical address and the remaining locations (enable or disabled) are assigned logical addresses in multiples of eight (i.e., 64, 72, 80, etc.). A disabled M/MA location is still counted when determining the logical address of the enabled locations; however, the disabled location will not respond when queried by the resource manager and the logical address can be used elsewhere in the system.
	Care should be taken to ensure that none of the modules have the same logical address as any other module in the VXI system. Switch 1 represents the most-significant bit, with a weighted value of 128 when in the OPEN position. Switch 5 represents the least-significant bit, and has a weighted value of 8 when in the OPEN position. The sum of the weighted values of all logical address

switches in the OPEN position gives the M/MA logical address. However, if switch 7 (modulo select) is set to '8' (the DOWN position), only logical address switches 1, 2, and 3 (representing values of 64, 128, 192) are valid.


Example of Sequential Addressing:



With the above setting, the starting logical address is 64 + 16 = 80 and the logical addresses are assigned as follows:

M/MA Location	Location Enabled	Assigned Logical Address
A	Yes	80
В	Yes	81
С	Yes	82
D	No	unassigned
E	No	unassigned
F	Yes	85

Example of Modulo 8 Addressing:



With the above setting, the starting logical address is 64 and the logical addresses are assigned as follows:

M/MA Location	Location Enabled	Assigned Logical Address
A	Yes	64
В	Yes	72
С	Yes	80
D	No	unassigned
E	No	unassigned
F	Yes	104

Address Space Selection	A single switch is provided that selects either VXI A16/A24 or A16/A32 addressing for the entire carrier. This switch is located in position 8 in the logical address switch group. The UP (OPEN) position of this switch corresponds to A16/A24 and the DOWN position to A16/A32.
M/MA Module Enable	Six switches are provided to enable the individual M/MA locations. Each switch represents an M/MA location and must be enabled before the carrier will recognize a module as present. These switches are positions 1 - 6 of the M/MA switch and correspond to M/MA locations A - F respectively. With the switch in the UP (OPEN) position, the M/MA in that location is disabled. Conversely, with the switch is in the DOWN position, the M/MA in that location is enabled. Switch positions 7 & 8 are reserved for test purposes and must be in the DOWN position for normal operation.
Software Configuration	
Required Memory Setting	The amount of memory space allocated for a module by the system resource manager or control module is specified in the Required Memory field of the VXI Device Type register (0x04). The default Required Memory setting is the minimum amount allowed by the VXI address space selected. A24 addressing allows a minimum of 512 bytes and A32 addressing allows a minimum of 64Kbytes.
AAA bit in the V	to access the M/MA-Module IO Space and memory, the KI Status/Control register (0x04) must be set high. This by the resource manager after allocating memory.

For M-Modules that have only IO Space (256 bytes), the default Required Memory setting is sufficient and no changes to this field are required. For MA-Modules that have on-board memory, the Required Memory field must be changed to cause the resource manager to allocate enough memory space for the IO Space and memory contained on the MA-Module. Since the VX405C maps a MA-Module's IO Space into the lowers 256 bytes of the allocated memory space and the MA-Module's memory into the upper half of the allocated memory space, the VXI Required Memory must be set to <u>twice</u> the MA-Modules required memory.

For example, if an MA-Module has 512Kbytes of on-board memory, then 1Mbyte of VXI memory space must be allocated. The modules 256 bytes of IO Space is mapped starting at the *Offset* + 0x000000 (A24) and the 512Kbytes of memory begins at the *Offset* + 0x080000 (A24). Proper settings are given in the table provided under the VXI Device Type register description in **Figure 2-6**.

To change the Require Memory field, simply write the new value to VXI Device Type register. The Model Code bits are ignored. The new setting is stored in non-volatile memory and will remain the set value until it is changed again. When the required memory bits are written, the VX405C must be **powered off** and a resource manager re-ran before the change will take effect. *Due to the required memory setting being stored in non-volatile memory, a short amount of time is required before the VXI Device Type Register can be accessed again after a write. During this time, the VXI Ready Bit is cleared in the VXI Status/Control Register (0x04), and then set back to '1' when access to the VXI Device Type Register is permitted.*

NOTE: If the installed M/MA-Module supports the VXI IDENT extension (non-standard) to the optional M-Module IDENT function, the required memory is automatically set according to the M/MA-Module requirements. Refer to M/MA Module Identification for details on the VXI IDENT Extension.

Triggers

If the TRIGI or TRIGO functions are supported by an M/MA, any of the eight VXI TTL Trigger lines can be connected as either an input or output to TRIGA or TRIGB of the M/MA. A software programmable register (0x0A or 0x22) is provided for each M/MA to connect TRIGA and TRIGB individually to a VXI TTL Trigger line. Both TRIGA and TRIGB can be individually enabled and set as input or output as described in **Figure 2-8**. An inversion bit is also provided to allow the user to configure the trigger for a rising or falling edge. All M/MAs on the carrier can be connected to the same VXI TTL Trigger line to synchronize the M/MAs.

Interrupts	The ANSI/VITA 12-1996 M-Module Specification specifies that an M/MA module may generate an interrupt. The VXI interrupt level is programmed by writing the desired level into the Interrupt Level field of the Interrupt Control Register (0x08 or 0x20). Writing a zero to the Interrupt Level field disables the interrupt for that M/MA. M/MA modules can support Type A, B, or C interrupts. A Type A interrupter requires software to access the module to release the interrupt request, sometimes referred to as release on register access (RORA). A Type B interrupter releases the interrupt request during the hardware interrupt acknowledge cycle sometimes referred to as release on acknowledge (ROAK). A Type C interrupter is the same as a Type B interrupter, except the M/MA module also supplies an interrupt vector during the interrupt acknowledge cycle.
	Type A and B interrupters must use the software programmable Interrupt Vector field of the Interrupt Control Register (0x08) for the upper byte of the VXI interrupt vector (VXI Status/ID) during the interrupt acknowledge cycle. To enable this action, set the IVE bit to 0 in the Interrupt Control Register. The lower byte of the interrupt vector is the logical address of the M/MA module. Type C interrupters provide their own upper byte of the interrupt vector during the interrupt acknowledge cycle.
	The VXI specification recommends that VXI modules use the ROAK interrupt protocol. This recommendation can be supported by using an M/MA module the uses Type B or Type C interrupts or by simply setting the interrupt type (IT) bit to a 1 in the Interrupt Control register. Setting the IT bit to 1 causes the VX405C to release the VXI interrupt request during the hardware acknowledge cycle, regardless of the interrupt type used by M/MA module. For Type A interrupters, the VX405C will release the interrupt request to the VXI during the interrupt acknowledge cycle, but the interrupt from the M/MA will still be pending until the appropriate IO register is accessed. The VX405C will not issue another interrupt to the VXI from that M/MA until the M/MA's interrupt is cleared.
M/MA Module Identification	The ANSI/VITA 12-1996 M-Module Specification allows for an optional identification function called IDENT. This IDENT function provides information about the M/MA module and is stored in sixteen word deep (32 byte) serial EEPROM. Access is accomplished with read/write operations on the last address in I/O space and the data is read one bit at a time. Access to the IDENT is only guaranteed after a reset is performed.

The VX405C also supports the optional VXI-IDENT function introduced by Hewlett-Packard. This optional function is <u>not</u> part of the approved ANSI/VITA 12-1996 standard. This extension to the M-Module IDENT function increases the size of the EEPROM to at least 64 words (128 bytes) and includes VXI compatible ID and Device Type registers. Details are shown in **Table 2-2**.

Table 2-2 the VX405C automatically checks the M/MA-Module for support of this optional function during power-up. If the VX405C detects support, then the VXI Manufacturer ID in the VXI ID register and the Required Memory and Model Code in the VXI Device Type register are changed to reflect the settings provided by the M/MA-Module.

Word	Description	Value (hex)
0	Sync Code	5346
1	Module Number	(Module Dependent)
2	Revision Number	(Module Dependent)
3	Module Characteristics	(Module Dependent)
4-7	Reserved	
8-15	M-Module Specific	(Module Dependent)
16	VXI Sync Code	ACBA
17	VXI ID	VXI Manufacturer ID
18	VXI Device Type	Req'd Mem/Model Code
19-31	Reserved	
32-63	M-Module Specific	(Module Dependent)

Table 2-2, M/MA Module EEPROM IDENT Words

Note: The VXI Device Type word contains two fields, bits 0-11 are the Model Code and bits 12-15 are the Required Memory, where:

Req'd Mem $\Rightarrow 2^{(23-m)}$, where m is the value of the four bits

Model Code ⇒ manufacturer-specified model number

Built in Test and Diagnostics During power-up initialization, a basic built-in test function is performed. If an initialization failure is detected, the SYSFAIL lamp will light indicating a failure. Sysfail Inhibit can be used to help isolate the cause of the failure. The Sysfail Inhibit is a VXI <u>slot</u> inhibit; therefore setting the inhibit bit on any M/MA module will inhibit SYSFAIL on all M/MA modules.

Trouble AnalysisThe following is a general guide of the most common problems
that may be encountered with the VX405C, along with a
suggestion of the possible causes.

SYMPTOMS

space

POSSIBLE CAUSES

Bus time-out on A16 Access

Unable to access M/MA memory/IO

- 2. Card incorrectly installed.
- 3. M/MA enable switch not enabled.

1. Logical address incorrectly set.

- 4. Logical address Modulo Select switch not set as expected.
- 1. Attempting to access an improper address.
- 2. VXI memory setting for M/MA not set to 2 \times required memory for M/MA.
- 3. AAA bit in the Status/Control register not set to allow A32/A24 addressing.
- 4. A24/A32 switch set improperly.
- 5. Offset register not set correctly.

Chapter 3 M212

General Description

The M212 provides a precision Rubidium oscillator in a double wide M-Module format adhering to the ANSI/VITA 12-1996 specification for M-Modules (see exception below). A 1 pps output is an integral part of the design. An optional 1 pps input allows the unit to track a GPS or other external reference and display the difference between the input and the 1 pps generated by the Rubidium module (X72). The M212 may be installed on any carrier board supporting the M-Module specification. Carriers are available that allow the M212 to be used in VXI, VME, PCI, cPCI, PXI and many other system architectures.

Note: Due to the physical height of the Rubidium oscillator the height on the back side of the module exceeds the allowable height specified in the M-Module specification. The height above the back of the PCB is approximately 0.25 inches. The user must ensure that this height will not interfere with other installed modules or shield assemblies for the specific carrier that is being used.



Purpose of Equipment

The M212 can be used in a wide variety of applications where a precision oscillator source is required.

Specifications of Equipment

Key Features

- 10MHz frequency
- Initial accuracy 5 x 10⁻¹¹ @ 25°C
- Frequency Drift Stability 5 x 10⁻¹¹ per month without optional 1PPS disciplining
- 1PPS input for long term stability (with optional 1pps disciplining)
- 1PPS output
- ANSI Standard M-Module (Double-wide)
- Full control of the Rubidium oscillator available

- Query serial number, operating hours, operating temperature, and event history
- Perform Self-test
- Front panel service and lock signals
- Operates from +10 to +25V power source from the front panel or internal connector
- Front panel lock indicator (indicates Rubidium lock or 1PPS input lock)
- Sine wave and square wave output

Specifications

Parameter	Condition	Rating	Units	
Operating Temperature		0 to +50	°C	
Non-Operating Temperature		-40 to +70	°C	
Humidity	non-condensing	5 to 95	%	
Power Consumption	+5V	100	mA	
	+12V	0	mA	
	-12V	0	mA	
	EXTPWR (+10 to +25)	17	W	

MAXIMUM RATINGS

AC CHARACTERISTICS


Parameter	Conditions	Specification	Units
Dynamic Performance			·
Sine Wave Output			
- Frequency		10	MHz
- Power	Into 50Ω	7.8 ±10%	dBm
- Phase Noise	1Hz offset	-72	
	10Hz offset	-90	
	100Hz offset	-128	dBc/Hz
	1KHz offset	-140	max.
	10KHz offset	-148	
- Spurious	Harmonic	-60	dBc max.
	Non-harmonic	-60	dBc max.
-Stability (Allan	t = 1 second	3 x 10 ⁻¹¹	sec. max.
Variance)	t = 10 seconds	1 x 10 ⁻¹¹	sec. max.
	t = 100 seconds	3 x 10 ⁻¹²	sec. max.
- Initial Accuracy	25°C	±5 x 10 ⁻¹¹	Hz
- Frequency Drift	25°C	±5 x 10 ⁻¹¹	per month
- Frequency Retrace	on-off-on: 24 hr, 48 hr, 12 hr @ 25°C	±2 x 10 ⁻¹¹	Hz
- Control	Range	±1 x 10 ⁻⁶	Hz
	Granularity	±1 x 10 ⁻¹²	Hz
- Warm-up Time	Time to lock (<5 x 10 ⁻⁸)	4	minutes
	Time to <1 x 10 ⁻⁹	7.5	minutes
Square wave Output			
- Level	ACMOS	5	V typ.
- Jitter	RMS	10	ps max.
MTBF	Ground benign	600,000	hrs

Mechanical	The mechanical dimensions of the module are in conforman with ANSI/VITA 12-1996 for double-wide M-Module modules. T nominal dimensions are 5.687 " (144.5 mm) long \times 4.183" (106 mm) wide.							
Bus Compliance	The module complies with the ANSI/VITA 12-1996 Specification for double-wide M-Modules and the MA-Module trigger signal extension. The module also supports the optional IDENT and VXI- IDENT functions.							
			Module Type:	MA-Module				
			Addressing:	A08				
			Data:	D8				
			Interrupts:	INTA & INTC				
			DMA:	not supported				
			Triggers:	not supported				
			Identification:	IDENT and VXI-IDENT				
			Manufacturer ID:	FFB ₁₆				
			Model Number:	00D4 ₁₆ (212 dec.)				
			VXI Model Code:	0FDE ₁₆ (M212)				
Applicable Documents	ANSI/VITA 12-1996 - Standard for The Mezzanine Concept Module Specification, Approved May 20, 1997, American Nation Standards Institute and VMEbus International Trade Associat 7825 E. Gelding Dr. Suite 104, Scottsdale, AZ 85260-34 http://www.vita.com							
				Designer's Reference, at Number C/O/106031H				
Installation								
Unpacking and Inspection	 Remove the 3352A module and inspect it for damage. If any damage is apparent, inform the carrier immediately. Retain shipping carton and packing material for the carrier's inspection. 							
	2.	correct 3352A m Notify Customer	nodule option and the Support if the module	ou received contain the 3352A Users Manual. appears damaged in any aged module into a VXI				
	3.	electrostatic dam	age to the module. Do	nti-static bag to prevent not remove the module static-controlled area.				

Handling Precautions	The M212 contains components that are sensitive to electrostatic discharge. When handling the module for any reason, do so at a static-controlled workstation, whenever possible. At a minimum, avoid work areas that are potential static sources, such as carpeted areas. Avoid unnecessary contact with the components on the module.
Installation of M/MA Modules	All M-Modules must be installed into the carrier before the carrier is installed into the host system. To install a module, firmly press the connector on the M/MA-Module together with the connector on the carrier as shown in Figure 3-1 . Secure the module through the

CAUTION: M/MA-Module connectors are NOT keyed. Use extra caution to avoid misalignment. Applying power to a misaligned module can damage the M/MA-Module and carrier.

holes in the bottom shield using the original screws.





Preparation for Reshipment Contact Customer Support for a Return Material Authorization (RMA) number. If the module is to be shipped separately it should be enclosed in a suitable water and vapor proof anti-static bag. Heat seal or tape the bag to insure a moisture-proof closure. When sealing the bag, keep trapped air volume to a minimum. The shipping container should be a rigid box of sufficient size and strength to protect the equipment from damage. If the module was received separately and not part of a system, then the original module shipping container and packing material may be re-used if it is still in good condition.

Functional Description

Overview

The M212 utilizes control logic to interface the M-Module bus to the Rubidium oscillator. The Rubidium oscillator is controlled internally through a serial interface. A simplified block diagram is shown in **Figure 3-2**.




Figure 3-2, M212 Functional Block Diagram

M-Module Interface	The M-Module Interface allows communication between the M212 and the carrier module. The interface is an asynchronous 16-bit data bus with interrupt and trigger capabilities. The interface adheres to the ANSI/VITA 12-1996 Standard for The Mezzanine Concept M-Module Specification for MA modules.
Control Logic	The control logic provides the electrical interface between the M- Module bus and the module. The control registers are contained within this logic.
Microcontroller/ UART	The microcontroller/UART provides the communication to and from the Rubidium oscillator. An internal FIFO facilitates the software communication.

Rubidium Oscillator The Rubidium oscillator is a X72 Precision Rubidium Oscillator from Symmetricom (formerly Datum). See the designer's reference guide (C/O/106031H or latest) for more information.

Physical Layout The physical layout of the module is shown in **Figure 3-3**. A notch in the PCB is provided for the EXTPWR connector to allow cable access when the module is installed. The CPLD and MICRO connectors are for factory use only. There are no configuration switches on the M212. Reference **Figure 3-4** for Connector configuration.




Figure 3-3, M212 Physical Layout

Pin	Row A	Row B	Row C
1	/CS	GND	(/AS)
2	A01	+5V	(D16)
3	A02	+12V	(D17)
4	A03	-12V	(D18)
5	A04	GND	(D19)
6	A05	(/DREQ)	(D20)
7	A06	(/DACK)	(D21)
8	A07	GND	(D22)
9	D08	D00/(A08)	TRIGA
10	D09	D01/(A09)	TRIGB
11	D10	D02/(A10)	(D23)
12	D11	D03/(A11)	(D24)
13	D12	D04/(A12)	(D25)
14	D13	D05/(A13)	(D26)
15	D14	D06/(A14)	(D27)
16	D15	D07/(A15)	(D28)
17	/DS1	/DS0	(D29)
18	DTACK	/WRITE	(D30)
19	/IACK	/IRQ	(D31)
20	/RESET	SYSCLK	(/DS2)

Note: Signals in parentheses () are not used on this module.

Figure 3-4, M/MA Interface Connector Configuration

Input/Output Signals	The front panel input/output signals are as shown in and are briefly described below. The connector shield the connector is tied to chassis ground.	•
<u>EXTPWR</u>	These two DSUB pins provide power to the Rubidium oscillator. Power can either be provided through these front connectors or through the EXTPWR connector located on the PCB. Power can be supplied to the Rubidium oscillator even when the M-Module is not powered. (+10 to +25Vdc)	
<u>LOCK</u>	This DSUB pin indicates the lock status of the Rubidium oscillator. An LED also provided a direct visual indication of the lock status. When illuminated it indicates that the LOCK signal is active. <i>(active low, TTL output)</i>	
<u>SERVICE</u>	This DSUB pin, when active, indicates that service on the Rubidium oscillator is required. <i>(active low, TTL output)</i>	
<u>1 PPSIN</u>	This MMCX connector is the 1PPS input signal to the Rubidium oscillator. (positive edge triggered, 3.3V ACMOS logic and 5V TTL logic compatible)	M212
<u>1PPSOUT</u>		3-5, M212 nt Panel
<u>SINEOUT</u>	This MMCX connector is the 10MHz sine wave output Rubidium oscillator.	ut from the
<u>SQUOUT</u>	This MMCX connector is the 10MHz square wave outp Rubidium oscillator. (3.3 ACMOS logic level)	out from the

Identification and Configuration Registers

I/O Registers

There are a variety of registers used to configure and control the M212 module. These registers are located in the IOSpace. The address map of the registers is shown in **Table 3-1**. Details of the registers are provided in **Figure 3-6**.

M212 IO REG. (HEX)	REGISTER DESCRIPTION
00	Control/Status
02	Interrupt Control
04	UART Data Registers

Table 3-1, I/O Address Map/Command Summary

M212 Reg. 00							Co	ontro	l/Stat	us						
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Write		Not Used							-	-	-	-	-	-	-	-
Read	Not Used						-	-	-	-	-	SRV	LOK	-		

SRV ⇒ Service (0 = normal operation, 1 = indicates that the Rubidium unit is nearing limits of frequency control and that service is required within several months)


LOK ⇒ Locked (0 = not locked, 1 = indicates that the output frequency is locked to the atomic resonance of rubidium)

Note: The SRV bit is only valid when LOK = 1.

M212 Reg. 02							Inte	errup	t Con	trol						
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Write		Not Used							IT	-	-	-	MIEN	SIEN	LIEN	UIEN
Read		Not Used					IT	SRVI	LOKI	URTI	MIEN	SIEN	LIEN	UIEN		

IT ⇒ Interrupt Type (0 = Type A, software-end-of-interrupt (default), 1 = Type C, hardware-end-of-interrupt)

- SRVI ⇒ Service Interrupt Pending (1 = a Service interrupt is pending (write a 1 to this bit to clear))
- LOKI \Rightarrow Lock Interrupt Pending (1 = a Lock interrupt is pending (write a 1 to this bit to clear))
- URTI
 URTI
- MIEN \Rightarrow Master Interrupt Enable (0 = disabled (default), 1 = enable)
- SIEN \Rightarrow Service Interrupt Enable (0 = disabled (default), 1 = enabled)
- LIEN ⇒ Lock Interrupt Enable (0 = disabled (default), 1 = enabled)
- UIEN \Rightarrow UART Interrupt Enable (0 = disabled (default), 1 = enabled)
- Note: When using Type C interrupts (IT = 1), the interrupt pending bits 7-0 are presented as the interrupt vector during the interrupt acknowledge cycle. The MIEN bit is also cleared and must be reenabled during the interrupt service routine. SRVI and LOKI interrupts occur on any change, if enabled. URTI interrupts only occur when it becomes active.



Note: A write to Data transmits the byte to the X72 oscillator. A read of Data receives one byte of data from the X72 receive FIFO. A "Special Character, 0xFF" indicates that the FIFO is empty.

Figure 3-6, M212 I/O Registers

M-Module Identification PROM

The M212 supports the identification function called IDENT. This IDENT function provides information about the module and is stored in a sixteen-word deep (32 byte) serial EEPROM. Access is accomplished with read/write operations on the last address in IOSpace (hex FE) and the data is read one bit at a time.

The modules also support the VXI-IDENT function introduced by Hewlett-Packard. This function is <u>not</u> part of the approved ANSI/VITA 12-1996 standard. This extension to the M-Module IDENT function increases the size of the EEPROM to at least 64 words (128 bytes) and includes VXI compatible ID and Device Type Registers. Details are shown in **Table 3-2**.

Word	Description	Value (hex)
0	Sync Code	5346
1	Module Number	00D4 (212 dec.)
2	Revision Number ¹	0001
3	Module Characteristics ²	0868
4-7	Reserved	0000
8-15	M-Module Specific	0000
16	VXI Sync Code	ACBA
17	VXI ID	FFB (RACAL INSTRUMENTS™)
18	VXI Device Type ³	0FDE (M212)
19-31	Reserved	0000
32-63	M-Module Specific	0000

Table 3-2, M/MA Module EEPROM IDENT Words

Notes:

- 1) The Revision Number is the functional revision level of the module. It does not necessarily correspond to the hardware assembly level.
- 2) The Module Characteristics bit definitions are:
 - Bit(s) Description
 - 15 0 = no burst access
 - 14/13 unused
 - 12 1 = needs ±12V
 - 11 1 = needs +5V
 - 10 1 = trigger outputs
 - 9 1 = trigger inputs
 - 8/7 00 = no DMA requestor
 - 6/5 11 = interrupt type C
 - 4/3 01 = 16-bit data
 - 2/1 00 = 8-bit address
 - 0 0 = no memory access
- 3) The VXI Device Type word contains the following information:
 - Bit(s) Description
 - 15-12 F₁₆ = 256 bytes of required memory
 - 11-0 FDE₁₆ = Astronics Test Systems specified VXI model code for M212

Operati	on	The M212 is a register-based instrument that is controlled through a series of I/O registers. The exact method of accessing and addressing the I/O registers is dependent on the M-Module carrier used to interface the module to your data acquisition or test system. Refer to the carrier's documentation for information on the address mapping of an M-Module's I/O registers and to your system software documentation for details on data access. A high–level driver may also be available for control.			
Program	ming				
Writing F	Registers	Normal 16-bit wide register values can be written in one write operation using 16-bit register access. However, some pulse parameters, such as the pulse period, pulse width, and pulse delay, require more than 16-bits. Special attention must be given when programming these values. To prevent a pulse parameter from changing until the entire value is written, the order of the write operations is important. The internal logic is configured to only accept the change when the high-order bits are written. Therefore, the application software must write the low bits first, then the middle bits, and lastly the high bits.			
Rubidiur Commur	n Oscillator nication	The UART Data Register is used to communicate with the Rubidium oscillator. Data written to the register is serially transmitted to the X72 oscillator. Serial data received from the X72 is converted into 8-bit data bytes and stored in a FIFO to be read by the user. The FIFO can store approximately 512 bytes. Use the Datum Serial Interface Protocol in the X72 Designer's Reference for command details.			
Data Forr	nat				
Run Mode Data Format (Customer Mode)		X72 outputs are all decimal DATA as "ASCII Coded Hex" except for echoed characters. The following example shows how data are encoded. Do not convert data to decimal when transmitting to the X72. All data are sent to the X72 and received back as "ASCII Coded Hex". The following example shows how data are encoded.			
		ol is not permitted in "Run Mode". Data sent to the nould not be encoded.			

Data sent to the X72 in run mode should not be encoded.

Example of output from unit. Example 1 (actual unit output) Example of output from X72 after power applied to the unit.

X72 by Symmetricom, Inc., Copyright 2001 SDCP Version 3.75 of 3/2001; Loader Version 2 Mode CNN1 Flag 0004 [822F]ok

Unit serial code is 0009AB001B-h, current tuning state is 6
Crystal: 6000000hz, ACMOS: 1000000.0hz, Sine: 10000000.0hz
Ctl Reg: 029C, Res temp off: -1.5410, Lamp Temp off: -2.1142
FC:Enabled Srvc: high

Enter Run Mode FC Mode is enabled f>

The following print out is an example of the response one gets by entering the letter "i" to get serial number and other facts of *"information*" on the X72:

r>i

X 7 2 by Symmetricom, Inc., Copyright 2004 SDCP Version 5.02 of 4/2004; Loader Version 2 Mode CN1B Flag 0005

Unit serial code is 0009AB0018-h current tuning state is 6 Crystal: 3938700hz, ACMOS: 989680.0000000hz, Sine: 989680.0000000hz Ctl Reg: 0204, Res temp off: BFC53F7D, lamp temp. off: c003B7E9, FC: enabled, Srvc: low The following print out is an example of entering the letter "h" to get the *"help menu*" from the X72:

```
r>h
a: Set FC Mode
g: Setting the Lock Pin Functionality
f: Adjust DDS Frequency (delta e-11)
i: Info (show program info)
j: Display 1pps Delta Reg
k: Set 1pps TIC
1: Set Service Pin Sense
o: Set ACMOS Output Frequency 'N'
p: Display Control Reg
q: Set Control Reg
t: Dave Tuning Data
w: Display Health Data
x: Exit Run Mode
y: Setting the Damping Factor and Tau Coefficients
r>
```

The following print out shows the response to the command for "w" for X72 "*Health Data*" (wellness):

```
r>w
AData:
  SCont: 6012
  SerNum: 18C
  PwrHrs: 18A
  PwrTicks: 11A6848
  LHHrs: 17E
  LHTicks: 83DBD0
  RHHrs: 17E
  RHTicks: 83D2E3
  dMP17: 41883621
  dMP5: 40A158E9
  dHtrVolt: 41381AF5
  PLmp: 3FAA43C6
  PRes: 3FA10F45
  dLVthermC: 39500000
  dRVthermC: B9DD8000
  dLVolt: 3F327288
  dMVoutC: 494005E0
  dTempLo: 0000000
  dTempHi: 42928000
  dVoltLo: 4134DC6A
  dVoltHi: 41c1ca16
  iFpgaCtl: 029E
  dCurTemp: 42690000
  dLVoutC: 3E25B538
  dRVoutC: 3E19A67E
  dmv2 demAvg: 3F337D72
```

The following print out shows how entering letter "a" followed by an integer sets the "*enable/disable*" feature of FC mode. Integer zero followed by <cr> disables FC mode and any nonzero integer followed by <cr> enables the FC mode.

```
r>a
<nonzero integer-><cr>
FC mode enabled
r>a
o<cr>
FC mode disabled
```

The following print out shows the "*control register*" contents by entering the letter "p":

r>p Control Reg: 029E

X72 1PPS Functions

The X72 can be configured to:

- Generate a rubidium controlled 1PPS signal.
- Measure the difference between an incoming 1PPS signal and the X72 1PPS
- Synchronize X72's frequency and 1PPS output to the incoming 1PPS and provide very long holdover times.

When an externally generated 1PPS signal is applied to pin 19 of the J1 26 pin connector on a properly configured X72 the unit can provide the time interval error difference between the 1PPS input and the 1PPS generated inside of the X72. The difference is read via the RS232 communications "j" command. The "j" command displays the difference between the 1PPS input and the 1PPS generated internally by the X72. The "j" command produces a number representing the number of TICS in a delta register. If the X72 has a 60MHz crystal, each TIC is 16.7ns (1.67E-8). Note that this number is in hex format.

X72 1PPS Algorithm Operation

There are two parameters that can be modified by the user for 1PPS synchronization using the "y" command – Damping Factor and Tau.

- Damping factor determines the relative response time and ringing in response to each step. Values should be between 0.25 and 4. Values less than 0.25 will default to 0.25 while values over 4 will default to 4.
- Tau (or time constant) expressed in seconds and determines the time constant of the PLL for following a step in phase for the reference. The range of Tau is 5-100,000 seconds. Values outside this range will cause both the Damping Factor and Tau to change to the factory default settings.

Factory Default:

The factory default requires no inputs to the rubidium oscillator from the user. The default value for Damping Factor is 1 and the default Tau is 400. These values are a good starting point and will work well for most GPS applications.

Changing the "y" Coefficients

- At the "r>" prompt, press the y key, then the 1 key, then press Enter. (the 1 indicates that you wish to input the Damping Factor.).
- Input a value between 0.25 and 4 and then press Enter.
- At the "r>" prompt, press the y key, then press the 2 key, then press Enter. (the 2 indicates that you wish to input the Time Constant).
- Input a value between 5 and 100,000 and then press Enter.
- At the "r>" prompt, press the z key. This saves the 1PPS configuration data to non-volatile memory. If the y coefficients are not saved with the z command, the X72 will revert to the previously saved configuration upon restart. The X72 will respond with the following output.

```
r>z
Saving Tdata 2, serial number xx
1PPS Coefs saved
```

- **The "y" Coefficients Factory Default** If the factory default values of Damping Factor = 1 and Tau = 400 are acceptable for your application, no modifications to the y coefficients are required. The X72 1PPS disciplining is enabled at the factory allowing the unit to work right out of the box. If the user wishes to return the y coefficients to the factory defaults, enter the value 0 for both the Damping Factor and Tau in the process described above. This will cause the X72 to operate at the factory default Damping Factor of 1 and Tau of 400.
- **The "j" Command** The j key can be pressed at any time to return the current value in hex format from the Delta Register as well as the 1PPS state (See the following **Table 3-3**). The output format will appear similar to the following:

```
r>j
Delta Reg: 39386F5 1ppsState:6
```

Description	Expected Values	Action Being Performed
INITIALIZE0STATE	0	Start up initialization
INITIALIZE1STATE	1	Start up initialization
INITIALIZE2STATE	2	Start up initialization
HOLDOVERSTATE	3	Seeking useable 1PPS
JAMSYNC1STATE	4	Synch X72 output 1PPS to input
JAMSYNC2STATE	5	Synch X72 output 1PPS to input
DISCIPLINESTATE	6	Keep X72 output 1PPS aligned to input by controlling X72 frequency.
PIDCALCSTATE	7	Calculations for disciplining algorithm.
PDATEDDSSTATE	8	Update X72 DDS based on PIDCALSTATE output.
ALCSLOPESTATE	9	Calculate slope of incoming 1PPS vs. X72 1PPS during holdover.

Table 3-3, 1PPS States Returned with the j Command

The "g" Command With the "g" command the user can change the X72 to operate in any of three modes which affect the output of the Lock Pin (pin 21). Note that this 1PPS mode can be changed by the user but cannot be saved. If power is cycled to the unit, it will revert to the factory default. The modes are:

- 0 = 1PPS Disciplining Disabled Normal Rb Lock Pin functionality. Only the Rb loop needs to be locked to indicate a locked condition on pin 21.
- 1 = 1PPS Disciplining Enabled Normal Lock Pin functionality. Only the Rb loop needs to be locked to indicate a locked condition on pin 21.
- 2 = 1PPS Disciplining Enabled Requires both Rb loop to belocked AND 1PPS synchronization lock to indicate a locked condition on pin 21.

Notes:

- 1. These numbers are in Hex format.
- 2. 1ppsStates: 0-2 Initialize; 3, 9 Holdover; 6-8 Disciplining
- 3. When connecting to a GPS receiver, the factory default mode is recommended. Start with y1 = 1 (DF) and Y2 = 400 TC in seconds). These values work well for most GPS receivers.
- 4. Use "z" command to save your settings.
- 5. X72 Rubidium system will lock approx. 5 minutes after startup.
- 6. X72 initial frequency must be less than +/- 3PPB for 1PPS to lock.
- 7. Initial 1PPS lock will occur between 3-5 minutes after both lock and valid 1PPS are present.
- 8. Confirm the firmware version by issuing the "i" command.
- 9. *xx* is a value returned which is the hex equivalent of the number of times the table has been written to . Tdata can be either 1 or 2.

Calibration

The X72 is designed to stay within 5E-8 for 20 years without calibration. At the end of this period, the X72 should be returned to the factory for service.

Floating PointThe
X72NumberTak
corrRepresentationcorr

The host PC must convert Floating Point numbers output by the X72 to the host's own floating point using the definition shown in **Table 3-4**. Likewise, the host's floating point numbers must be converted to X72 coding before being sent to the X72.

Table 3-4, Floating Point Number Representation for DSIP Floating Point Format – Single Precision

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
S	E7	E6	E5	E4	E3	E2	E1	E0	M22	M21	M20	M19	M18	M17	M16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
M15	M14	M13	M12	M11	M10	M9	M8	M7	M6	M5	M4	M3	M2	M1	M0

Single-precision floating point format is a 32-bit format, consisting of a 1-bit sign field, an 8 bit exponent field, and a 23-bit mantissa field. The fields are defined as follows:

Sign <S>: 0 = positive values; 1 = negative value

Exponent <E7-E0>: offset binary format

00 = special cases (i.e. zero) 01 = exponent value + 127 = -126 FE = exponent value + 127 = +127 FF = special cases (not implemented)

Mantissa <M22-M0>: fractional magnitude format with implied 1

1.M22M21...M1M0 Range: -1.9999998 e+127 to -1.0000000 e-126 +1.0000000 e-126 to + 1.9999998 e+127 (where e represents 2 to the power of)

US	ER OUTPUT TO X72	RESPONSE TO HOST	NAME & DESCRIPTION OF COMMAND
Command	Data		
а	Set FC mode Example: a <zero non<br="" or="">zero intger> <cr></cr></zero>	To be Specified	Set Analog Frequency Control Mode This command toggles the analog input pin to the unit "Freq Cntl" between enable and disable. In Factory mode the default is enabled. During factory test the default is set to disable for shipping unless the customer ordered the default to be set enabled.
f	Desired frequency change from free running center frequency in parts to E-11 Example: for a +100E-11 change:"100 <cr>" Example: for a -100E-11 change "- 100<cr>"</cr></cr>	To be Specified	Adjust Frequency Adjust Unit output frequency. Used to discipline the unit. The smallest incremental frequency change is 2E-12 (or "f.2"). Any value less than this will still be used. No illegal values. Unit always powers up at free running factory set frequency. This command is always relative to the free running frequency.
h	None	To be Specified	HELP command Displays menu.
i	None	To be Specified	Outputs Unit information. While dumping data, Clock outputs are not guaranteed to meet specifications during the use of this command.
0	N (example of command and data to give 10MHz for a VCXO of 60MHz is: "o3"	To be Specified	Loads the value of N to set the ACMOS output frequency. N is 1 to 65536. Output FACMOS is equal to crystal frequency divided by 2N. For values outside range, unit sends an illegal notice. E uses the previous valid setting.
р	None	To be Specified	Displays Control Register
q	Hex data to set or reset bits in the Control Register immediately follows the command (example "q3A")	To be Specified	Set Control Register Allows enabling or disabling of outputs.
w	None	To be Specified	Displays Health Monitor data

Table 3-5, X72 Run Mode Commands

NOTE: To save changes to default settings for next power up: Enter "t" command followed by "5987717" <cr> to save.

The output control status register (OSR) bit structure, control features and controlling factors are defined as shown below.

Table 3-6, X72 Output Control Status Register Structure

Bit #	Control	Description	Controller		
	Lamp Switch Power	0 = Lamp Switch off	Controlled by firmware – Automated		
Boost		1 = Lamp Switch is on	Function		
	-internal unit function				
1.*	BIST Output	0 = Unit is locked	Controlled by firmware – Automated		
		1 = Unit is not locked	Function		
2.	FXO Enable	0 = Enable FXO output	Default is set at Factory.		
		1 = Disable FXO output			
3.	1PPS Output Enable	0 = Enables 1PPS Output	Default is set to 1pps enabled at		
		1 = Disables 1PPS Output	Factory Configuration.		
4.	ACMOS Output Enable	0 = Enable Output	Default is set to ACMOS enabled at		
		1 = Disables Output	Factory Configuration.		
5.	C-field Boost	0 = Low C-field	Controlled by firmware – Automated		
		1 = High C-field	Function		
6.	SINE Output Enable	0 = Enables Output to	Default is set to sine output enabled		
		40% of max output	at Factory Configuration. SINE enable will not provide an output.		
		1 = Disables Output			
7.	SINE Output Level	0 = Zero Level	Controlled by firmware – set at factory		
	Adjust 1	1 = Adds 30% of max Output			
8.	SINE Output Level Adjust 2	0 = Zero Level	Controlled by firmware – set at factory		
		1 = Adds 20% of max Output			
9.	SINE Output Level Adjust 3	0 = Zero Level	Controlled by firmware – set at factory		
		1 = Adds 10% of max Output			
10.	SERVICE	0 = Unit is OK	Controlled by firmware – Automated		
		1 = Unit requires Service	Function		
11-15.	Reserved - Not Used				

*When altering the Control Register these bits are masked out by firmware, the Host will consider these bits as "DON"T CARE".

Interrupts

The M212 supports Type A and Type C interrupts as specified in the M-Module specification. A Type A interrupt releases the interrupt request only after the pending interrupt is cleared by software (software-end-of-interrupt (i.e., RORA)). A Type C interrupt releases the interrupt request during the interrupt acknowledge cycle (hardware-end-of-interrupt with vector (i.e., ROAK)) Type C interrupts provide an interrupt vector during an interrupt acknowledge cycle. Use the IT bit in the Interrupt Control Register to configure the desired type of interrupt.

NOTE: For any interrupt to occur, the MIEN bit in the Interrupt Control Register must be set to a one.

For an interrupt to occur, the desired interrupt source must be enabled (SIEN, LIEN or UIEN) and the master interrupt enable (MIEN) must be enabled in the Interrupt Control Register. For Type C interrupts, the interrupt vector is equal to the lower byte of the interrupt control register.

NOTE: When using Type C interrupts, the MIEN bit is cleared during the interrupt acknowledge cycle. It must be re-enabled to receive another interrupt.

ID PPROM

The ID PROM is a serial device and accessing it involves writing and reading a register in a sequential manner to acquire data. **Figure 3-7** provides a general description of the code sequence necessary to read the information from the PROM. The PROM is a standard IC 9603 type PROM. For specific timing information refer to the 9603 or compatible PROM data sheet.

```
/*_____*/
int read_idword (unsigned short id_addr, unsigned short *value) {
 addr = 0xFE;
                                             /* M/MA address for IDPROM */
                                  /* M/MA address for the PROM */ /* 80 is the read opcode for the PROM */
 id_addr = 0x80 | id_addr;
 write eebyte (addr, id_addr);
read_eebyte (addr,&rdval);
tmpval = rdval << 8;</pre>
                                    /* returns first byte of IDPROM */
                                    /* upper byte of sync code word */
 tmpval = rdval << 8;
 read_eebyte (addr,&rdval);
tmpval = tmpval | rdval;
                                    /* returns first byte of IDPROM */
                                    /* combine bytes of sync code */
 *value = tmpval;
 write_word(addr, 0x0000);
                                    /* lower cs */
 return;
,
/*_____
                 -----*/
int write_eebyte (unsigned long addr, unsigned short value){
 write_eebit(addr, 0x0001);
 temp = value;
 for (i=0;i<=7;i++) {
  write_eebit(addr, ((temp & 0x80)>>7));
  temp = (temp << 1);
 1
return;
.
/*-----*/
int write eebit (unsigned long addr, unsigned short value) {
 temp = (0x0004 | (value & 0x0001)); /* set data bit before clock */
 write_word(addr, temp);
 Delay(.000005);
 temp = (0x0006 | (value & 0x0001)); /* set data bit & clock */
 write word(addr, temp);
 Delay(.000005);
 return;
.
/*-----*/
int read eebyte (unsigned short addr, unsigned short *value) {
 for (i=7;i>=0;i=i-1) {
  read eebit (addr, &rdval);
   temp = temp | ((rdval&0x01) << i);</pre>
 *value = temp;
 return;
,
/*-----*/
int read_eebit (unsigned short addr, unsigned short *value){
 write word(addr, 0x4); /* lower clock bit */
 Delay(.000005);
                                    /* raise clock bit */
 write_word(addr, 0x6);
 Delay(.000005);
 read_word (addr, value);
 return;
.
/*_____
                       */
 NOTE: 1. write_word and read_word are low level memory access routines.
      2. NOT actual code and should be treated as a modeling tool only.
```

Figure 3-7, ID PROM Access Routine

Chapter 4 M213

General Description	The M213 provide GPS timing in a single-wide M-Module format adhering to the ANSI/VITA 12-1996 specification for M-Modules.
Purpose of Equipment	The M213 can be used in a wide variety of applications where a precision timing control is required.
Specifications of Equipment	
Module Key Features	 ANSI Standard M-Module (single-wide) Motorola Oncore M12+ GPS Timing Receiver M-Module interface allows complete communication with M12+ Active monitoring of PPS output indicates when a valid 1PPS output signal is available PPS output control (always off, always on, on when certain conditions met) Antenna bias power is switch selectable for +3V or +5V operation. External power pass-through for integration with other M-Modules
Oncore M12+ Specific Features	 12-channel parallel receiver design tracks up to 12 satellites simultaneously Code plus carrier tracking (carrier-aided tracking) Position filtering Antenna current sense circuitry 3-dimensional positioning within 25 meters, SEP (with Selective Availability [SA] disabled) Extensive control and status Satellite tracking PPS output control

- Latitude and longitude
- Height
- Time
- Selectable 1 or 100PPS output
- Time-Receiver Autonomous Integrity Monitoring (TRAIM) algorithm for checking timing solution integrity
- Automatic site survey

Specifications

MAXIMUM RATINGS

Parameter	Condition	Rating	Units
Operating Temperature		0 to +50	°C
Non-Operating Temperature		-40 to +70	°C
Humidity	non-condensing	5 to 95	%
Power Consumption	+5V	0	mA
	+12V or EXTPWR	130	mA
	-12V	0	mA
Input Voltage	EXTPWR	40	V
Supply Current	EXTPWR Pass-Through	2.0	А

AC CHARACTERISTICS

Parameter	Conditions	Specification	Units
GPS Timing General Cha	aracteristics		
-Receiver		12	channels
-Tracking capability	simultaneous vehicles	12	satellites
-Operating Frequency	L1	1575.42	MHz
GPS Timing Performance	e Characteristics	•	•
-Acquisition Time,	Hot (almanac, position, time,	<25	sec.
Time to First Fix	ephemeris)	<50	sec.
(TTFF)	Warm (almanac, position, time)	<200	sec.
	Cold (no stored information)	<1	sec.
	Internal Reacquisition after		
	blockage		
-Positioning accuracy	selective availability disabled	<25	meters SEP
-Timing accuracy ¹	using clock granularity		
	message	<2	ns
	1s average	<6	ns
	6s average		
	without clock granularity	<10	ns
	message	<20	ns
	1s average		
	6s average		
-Antenna requirements		40.00	
	external gain	18-36	dBm
	Required gain ²	3 or 5	V
	Bias Power	80	ma max.
	Current draw		
-	naracteristics (Front panel and inte) (regin
-Output Level	High (V _{OH}) into 50Ω load	2.0	V min.
	Low (Vo∟) into 50Ω load	0.4	V max.
-Output Impedance		50 ±3	Ω
-Output Source/Sink Current		±50	mA
-Propagation delay	from M12+ output	3.5 min., 9.0 max.	ns
-Skew	front panel output to internal	300	ps max.
	connector output (common-		
	edge variation)		
-Rise/Fall Time	from 0.8V to 2.0V / 2.0V to 0.8V	1.5	ns max.
	al Characteristics (Front panel)		
-Output Level	High (V _{OH}) into high impedance	2.4	V min.
	load	0.5	V max.
	Low (V _{OL}) into high impedance load		
-Output Impedance		3 – 7	Ω typ
-Output Source/Sink		± 24	mA
Current			
External Power Supply			
-Input Voltage		+10 to +30	Vdc

Notes:

1.


1PPS or 100PPS with position-hold active As measured at receiver the M12+ RF connector 2.

Mechanical	The mechanical dimensions of the module comply with ANSI/VITA 12-1996 for single-wide M-Modules. The nominal dimensions are 5.687" (144.5 mm) long \times 2.082" (106.2 mm) wide.							
Bus Compliance	for double-wide M-M	s with the ANSI/VITA 12-1996 Specification lodules and the MA-Module trigger signal le also supports the optional IDENT and VXI-						
	Module Type:	MA-Module						
	Addressing:	A08						
	Data:	D8						
	Interrupts:	INTA & INTC						
	DMA:	not supported						
	Triggers:	not supported						
	Identification:	IDENT and VXI-IDENT						
	Manufacturer ID:	FFB ₁₆						
	Model Number:	00D4 ₁₆ (212 dec.)						
	VXI Model Code:	0FDE ₁₆ (M212)						
Applicable Documents	Module Specification Standards Institute a	Standard for The Mezzanine Concept M- , Approved May 20, 1997, American National nd VMEbus International Trade Association, : Suite 104, Scottsdale, AZ 85260-3415,						
	Receivers, Synergy S	rola M12+ GPS Positioning And Timing Systems, LLC, P/N STRMM12+ Rev. A, 24 ox 262250, San Diego, CA 92196, ps.com						
	User's Guide, GPS O 08/30/02, http://www.	ncore Revision 5.0, Motorola GPS Products, motorola.com						

Functional Description

Overview

The M213 utilizes control logic to interface the M-Module bus to a Motorola Oncore M12+ Timing Receiver. The M12+ is controlled internally through a serial interface. See the documents discussed in the **Applicable Documents** section in Chapter 3 for details on the M12+. A simplified block diagram is shown in **Figure 4-1**.



M-Module Interface	The M-Module Interface allows communication between the M213 and the carrier module. The interface is an asynchronous 16-bit data bus with interrupt and trigger capabilities. The interface adheres to the ANSI/VITA 12-1996 Standard for The Mezzanine Concept M-Module Specification for M modules.
Control Logic	The control logic provides the electrical interface between the M- Module bus and the module. The control registers are contained within this logic. The control logic also monitors the PPS output and indicates when a valid 1PPS or 100PPS output signal is available (PPSACT). Status is directly is available through an M-Module register and an interrupt can be generated on any change.
Microcontroller/ UART	The microcontroller/UART provides the communication to and from the M12+ Timing module. An internal FIFO facilitates the software communication.

Oncore M12+ Timing Receiver	The M12+ is GPS Timing Receiver module from Motorola. The M12+ internally provides extensive control and status of the GPS timing receiver, including antenna connection feedback, satellite tracking status, output quality indication, 1PPS output control, and a host of other position, almanac, and timing status and control functions. Detail information on this module can be found in the documents discussed in the section Applicable Documents in Chapter 3.
Power Conversion and Distribution	The main power for the module is obtained from either the M- Module interface (+12V) or from an external supply through the front panel connector. Power is converted to appropriate levels and distributed to the individual components on the M213. The module uses the +12V supply from the M-Module interface, unless an external supply is provided that is greater than +12V. To maintain GPS tracking, when the M-Module interface is not powered, an external power supply must be provided.
	To support integration with other M-Modules, an external power pass-through connector is provided that simply passes the external supply voltage through, if it exists.
Physical Layout	The physical layout of the module is shown in Figure 4-2 . A notch in the PCB is provided for the external power pass-through and the internal PPS output to allow cable access when the module is installed. A switch is provided to set the antenna bias voltage to either +3V or +5V.




Figure 4-2, M213 Physical Layout

Input/Output Signals	The front panel input/output signals are as shown in Figure 4-3 and are briefly described below. The connector shield of each of the connector is tied to chassis ground.							
<u>PPS</u>	This MMCX connector provides the PPS out receiver. The signal is buffered through a 509 Under software control of the timing rece always ON, always OFF, or only ON if certain LED indicates the ON/OFF status of the s indicator of the PPSACT signal (see below) 50Ω output impedance)	Ω clock distribution driver. iver, the output may be n conditions are met. The ignal. The LED is visual						
<u>ANT</u>	This SMA jack is for the antenna input. The bias voltage may be selected for 3V or 5V operation.							
<u>EXTPWR</u>	These two DSUB pins provide power to the M213 and to the external power pass-through connector. Module power can be provided through these front connectors or through the M-Module +12V interface. The EXTPWR LED illuminates when external power above 8 to 10 volts is applied to the DSUB connector pins. (+10 to +30Vdc)	PIN 1: EXTPWR PIN 2: GND PIN 5: GND PIN 6: EXTPWR PIN 7: GND PIN 9: PPSACT J1 Figure 4-3, M213 Front						
<u>PPSACT</u>	This DSUB pin indicates the status of the PPS output signal. The signal is high when the PPS signal is active. The PPS output from the GPS timing receiver is continuously monitored by the control logic. If the PPS output does not pulse within 1.3 seconds, the PPSACT signal will indicate inactive. (active high, TTL output, low output impedance)	Panel						
GND	These DSUB pins are the return paths fo PPSACT signals. The pins are connected to module.							

Identification and Configuration Registers

I/O Registers

There are a variety of registers used to configure and control the M213 module. These registers are located in the IOSpace. The address map of the registers is shown in **Table 4-1**. Details of the registers are provided in **Figure 4-4**.

Table 4-1, I/O Address Map/Command Summary

M213 IO REG. (HEX)	REGISTER DESCRIPTION
00	Control/Status
02	Interrupt Control
04	UART Data Registers

M213 Reg.00		Control/Status														
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Write	Not Used								-	-	-	-	-	-	-	-
Read		Not Used								-	-	-	-	-	PPS	-

PPS⇔PPS Active (0 = PPS output is not active, 1 = PPS output is active)

M213 Reg. 02							Inte	errup	t Con	trol						
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Write				Not I	Jsed				IT	-	-	-	MIEN	-	PIEN	UIEN
Read	Not Used IT - PPSI URTI MIEN - PIEN											UIEN				
Note	UR MIE PIE UIE	SI ⇔ TI ⇔ EN ⇔ EN ⇔ EN ⇔ n using	of-inte PPS Ir	rrupt) nterrup Interru Interrun Interrup Interru C inter	t Pend opt Per opt En t Enab opt Ena rupts (ing (1 = ading (1 able (0 le (0 = able (0 =	= a PP = a U = disa disable = disat	S inter ART ir ibled (d ed (def oled (d errupt	rupt is hterrup default), 1 fault), efault), pendin	pendir t is per), 1 = e 1 = ena , 1 = er g bits 7	ng (write nding (v nable) nbled) nabled) 2-0 are	e a 1 to write a presen	o this b 1 to th	it to cl is bit to the int	o cléar) errupt	

vector during the interrupt acknowledge cycle. The MIEN bit is also cleared and must be reenabled during the interrupt service routine. A PPSI interrupt occurs on any change, if enabled. A URTI interrupt only occurs when it becomes active.

M213 Reg. 04	UART Data Register															
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Write	Not Used									Data						
Read	Not Used								Data							

Note: A write to Data transmits the byte to the M12+ timing receiver module. A read of Data receives one byte of data from the M12+ receive FIFO. A "Special Character, 0xFF" indicates that the FIFO is empty.

Figure 4-4, M213 I/O Registers

M-Module Identification PROM

The M213 supports the identification function called IDENT. This IDENT function provides information about the module and is stored in a sixteen-word deep (32 byte) serial EEPROM. Access is accomplished with read/write operations on the last address in IOSpace (hex FE) and the data is read one bit at a time. **Figure 4-5** provides an example of how to read from the serial EEPROM.

The modules also support the VXI-IDENT function introduced by Hewlett-Packard. This function is <u>not</u> part of the approved ANSI/VITA 12-1996 standard. This extension to the M-Module IDENT function increases the size of the EEPROM to at least 64 words (128 bytes) and includes VXI compatible ID and Device Type Registers. Details are shown in **Table 4-2**.

Word Description Value (hex) 0 Sync Code 5346 1 Module Number 00D5 (213 dec.) 2 Revision Number¹ 0001 3 Module Characteristics² 1068 0000 4-7 Reserved M-Module Specific 8-15 0000 16 VXI Sync Code ACBA 17 VXI ID 0FC1 (RACAL INSTRUMENTS™) 18 VXI Device Type³ 0FDD (M213) 19-31 Reserved 0000 0000 32-63 M-Module Specific

Table 4-2, M-Module EEPROM IDENT Words

Notes:

- 1) The Revision Number is the functional revision level of the module. It does not necessarily correspond to the hardware assembly level.
- 2) The Module Characteristics bit definitions are:
 - Bit(s) Description
 - 15 0 = no burst access
 - 14/13 unused
 - 12 1 = module needs $\pm 12V$
 - 11 0 = module does not need +5V
 - 10 0 = trigger outputs not supported
 - 9 0 = trigger inputs not supported
 - 8/7 00 = no DMA requestor
 - 6/5 11 = interrupt type C
 - 4/3 01 = 16-bit data
 - 2/1 00 = 8-bit address bus
 - 0 0 = no memory access
- 3) The VXI Device Type word contains the following information:
 - Bit(s) Description
 - 15-12 F_{16} = 256 bytes of required memory
 - 11-0 FDD₁₆ = Astronics Test Systems specified VXI model code for M213

- **Operation** The M213 is a register-based instrument that is controlled through a series of I/O registers. The exact method of accessing and addressing the I/O registers is dependent on the M-Module carrier used to interface the module to your data acquisition or test system.
- **Rubidium Oscillator Communication** The UART Data Register is used to communicate with the M12+ Timing Receiver module. Data written to the register is serially transmitted to the M12+. Serial data received from the M12+ is converted into 8-bit data bytes and stored in a FIFO to be read by the user. The FIFO can store approximately 512 bytes. See Chapter 5, I/O COMMANDS in the *"Motorola M12+ GPS Positioning And Timing Receivers User's Guide"* for command details.
- Interrupts The M213 supports Type A and Type C interrupts as specified in the M-Module specification. A Type A interrupt releases the interrupt request only after the pending interrupt is cleared by software (software-end-of-interrupt (i.e., RORA)). A Type C interrupt releases the interrupt request during the interrupt acknowledge cycle (hardware-end-of-interrupt with vector (i.e., ROAK)) Type C interrupts provide an interrupt vector during an interrupt acknowledge cycle. Use the IT bit in the Interrupt Control Register to configure the desired type of interrupt.

NOTE: For any interrupt to occur, the MIEN bit in the Interrupt Control Register must be set to a one.

For an interrupt to occur, the desired interrupt source must be enabled (PIEN or UIEN) and the master interrupt enable (MIEN) must be enabled in the Interrupt Control Register. For Type C interrupts, the interrupt vector is equal to the lower byte of the interrupt control register.

NOTE: When using Type C interrupts, the MIEN bit is cleared during the interrupt acknowledge cycle. It must be re-enabled to receive another interrupt.

ID Prom

Refer to the section **M-Module Identification PROM** later in this chapter for a description of the ID PROM's function and contents. The ID PROM is a serial device and accessing it involves writing and reading a register in a sequential manner to acquire data. **Figure 4-5** provides a general description of the code sequence necessary to read the information from the PROM. The PROM is a standard IC 9603 type PROM. For specific timing information refer to the 9603 or compatible PROM data sheet.

```
/*-----*/
int read idword (unsigned short id addr, unsigned short *value) {
addr = 0 \times FE;
                                           /* M/MA address for IDPROM */
                                  /* 80 is the read opcode for the PROM */
id_addr = 0x80 | id_addr;
write_eebyte (addr, id_addr);
read_eebyte (addr, &rdval);
                                  /* returns first byte of IDPROM */
                                  /* upper byte of sync code word */
/* returns first byte of IDPROM */
/* combine bytes of sync code */
tmpval = rdval << 8;</pre>
tmpval = rdval << o,
read_eebyte (addr.&rdval);</pre>
tmpval = tmpval | rdval;
*value = tmpval;
write word(addr, 0x0000);
                                  /* lower cs */
return;
/*-----*/
int write_eebyte (unsigned long addr, unsigned short value){
write_eebit(addr, 0x0001);
temp = value;
for (i=0;i<=7;i++) {</pre>
write_eebit(addr, ((temp & 0x80)>>7));
temp = (temp << 1);
return;
/*-----*/
int write_eebit (unsigned long addr, unsigned short value){
temp = (0\overline{x}0004 | (value \& 0x0001)); /* set data bit before clock */
write_word(addr, temp);
Delay(.000005);
temp = (0x0006 | (value & 0x0001)); /* set data bit & clock */
write word(addr, temp);
Delay(.000005);
return;
/*-----*/
int read_eebyte (unsigned short addr, unsigned short *value) {
for (i=7;i>=0;i=i-1)
read eebit (addr, &rdval);
temp = temp | ((rdval&0x01) << i);</pre>
*value = temp;
return;
/*-----*/
Delay(.000005);
Delay(.000005);
read_word (addr, value);
return;
/*-----*/
 NOTE: 1. write_word and read_word are low level memory access routines
     2. NOT actual code and should be treated as a modeling tool only.
```

Figure 4-5, ID PROM Access Routine

This page was intentionally left blank.

Chapter 5 M1712

General Description

Model M1712 is a clock distribution amplifier packaged as a standard single-wide register-based VXI M-Module. It has two inputs:

- 10 MHz square wave
- 10 MHz sine wave

Connectors for these signals are provided on the front panel (Figure 6-1). Model M1712 will accept either of these signals alone, or both simultaneously.

Output signals provided at the front panel include:

- Three 10 MHz TTL square-wave signals
- Five 10 MHz sine wave signals

The user can independently enable or disable each output signal, and can monitor their status. In addition, all sine-wave outputs have independent gain control.



Figure 5-1, M1712 Front Panel




Figure 5-2, M1712 PWA, Component Side

Interfacing to the M1712

The M-Module interface complies with ANSI/VITA standard 12-1996. Model M1712 is controlled through memory-mapped registers listed in Table 6-1.

Address	Register	Туре	Bits Description		
0x00	CPLD Revision	Read	8	Current revision of CPLD firmware	
0x02	Sine 1 Output Gain	Write	6	Sine wave gain control	
0x04	Sine 2 Output Gain	Write	6	Sine wave gain control (initiates 12-bit serial data transfer for Sine 1 and Sine 2 gain)	
0x06	Sine 3 Output Gain	Write	6	Sine wave gain control	
0x08	Sine 4 Output Gain	Write	6	Sine wave gain control (initiates 12-bit serial data transfer for Sine 3 and Sine 4 gain)	
0x0A	Sine 5 Output Gain	Write	6	Sine wave gain control	
0x0C	Sine Input Gain	Write	6	Sine wave gain control (initiates 12-bit serial data transfer for Sine 5 and Sine Input gain)	
0x0E	SqWaveOE Config.	Write	4	Initiates a write operation to I/O Port configuration register	
0x10	SqWaveOE Control	Write	4	Initiates a write operation to I/O Port output register	
0x12	Sine Wave OE	Write	5	Independent enables for each sine wave output ("1" = enabled)	
0x14	Sq Wave Status #1	Read	8	4-bit counter values for square waves 1 & 2	
0x16	Sq Wave Status #2	Read	8	4-bit counter values for square waves 3 & 4	
0x18	Sine Monitor Control	Write	8	Initiates a write operation to the ADC control register	
0x1A	Sine Monitor, LSB	Read	8	Returns 8 LSBs of 12-bit ADC register	
0x1C	Sine Monitor, MSB	Read	4	Returns 4 MSBs of 12-bit ADC register	

Table 5-1, Register Map

Sine-wave Output Enable

Each sine-wave output is assigned to a bit in the Sine Wave Output Enable Control register. To enable a sine wave, write a "1" to the corresponding bit in the register (**Table 5-2**).

Sine Wave	Sine Wave Output Enable Register (Write Only)									
(7)	(6)	(5)	(4)	(3)	(2)	(1)	(0)			
х	x	Х	Sine 5 enable ('1' = enabled)	Sine 4 enable ('1' = enabled)	Sine 3 enable ('1' = enabled)	Sine 2 enable ('1' = enabled)	Sine 1 enable ('1' = enabled)			

Table 5-2, Sine Wave O	utput Enable Register
------------------------	-----------------------

Sine Wave Gain

Each Sine Wave output has a digitally controlled RF gain amplifier. In addition to the 5 output amplifiers, the M1712 also has a programmable gain amplifier for the Sine Wave input signal (see **Figure 5-3**).

The RFDA0066 amplifier has <u>dual</u> 6-bit digital step attenuators (see **Figure 5-4**). When adjusting gain, two signals must be adjusted at the same time. For example, when adjusting the gain for Sine 1, the gain control registers for both Sine 1 and Sine 2 must be written to. Although both registers must be written to, Sine 1 and Sine 2 are still allowed to have independent gain settings.

Once the second of two write operations is performed, the CPLD logic will perform a serial data transfer to the 12-bit control register of the RFDA0066. After commanding the two write operations, allow a minimum of 4μ S before writing to another register to ensure that the previous serial data transfer is complete.





Figure 5-3, Sine Wave Gain Amplifiers





Sine Wave The power level of each Sine Wave output may be monitored by reading back values from the 8-input (12-bit) ADC. Monitoring Before each read operation, a write operation must be performed to the Sine Monitor Control Register (Table 5-3). Writing to the control register initiates the ADC to sample the selected input channel and return the value across the serial interface. This 12-bit value is then latched to allow read-back through the Sine Monitor LSB Register (Table 5-4) and Sine Monitor MSB Register (Table 5-5). The write operation initiates a serial data transfer from the ADC. Allow a minimum of 5µS for the serial transfer to complete before performing the first read operation from the MSB and LSB registers. Note The input channel that is sampled is the one selected in the PREVIOUS write to the control register. Software must write the channel address for the next conversion while the present conversion (previous address) is in progress.




Figure 5-5, Sine Wave RF Power Monitors

SINE MON	SINE MONITOR CONTROL REGISTER (WO)									
(7)	(6)	(5)	(4)	(3)	(2)	(1)	(0)			
Х	0	ADDR (2)	ADDR (1)	ADDR (0)	1	0	0			

SINE	SINE MONITOR LSB REGISTER (RO)								
(7)	(6)	(5)	(4)	(3)	(2)	(1)	(0)	
ADC D	ATA	ADC DATA							
(7)	(6)	(5)	(4)	(3)	(2)	(1)	(0)	

Table 5-5, Sine Monitor Control Register	

SINE MON	SINE MONITOR MSB REGISTER (RO)									
(7)	(6)	(5)	(4)	(3)	(2)	(1)	(0)			
Х	х	х	х	ADC DATA (11)	ADC DATA (10)	ADC DATA (9)	ADC DATA (8)			

Square Wave Output Enable A digital port I/O chip is used to drive the four square wave output enables (see **Figure 5-6**). The M1712 CPLD controls the serial interface to the port IO chip. Allow a minimum of 30 µS between write operations so that the CPLD can complete each serial data transfer before the next write. Read operations are not supported.

After power-on-reset, the Port IO must be configured so that all IO are programmed as outputs. This is accomplished by a write operation to the Square Wave OE Configuration Register (**Table 5-6**). The M1712 CPLD is hard coded to send a predefined value when a write operation to this register is performed.

Once the outputs are configured, the square wave output enables may be controlled by performing write operations to the Square Wave OE Control Register (**Table 5-7**).




Figure 5-6, Square Wave Output Enable Control

Table 5-6, Square Wave OE Configuration Register SQUARE WAVE OE CONFIGURATION REGISTER (WO)									
(7)	(7) (6) (5) (4) (3) (2) (1) (0)								
X	X	x	X	X	x	X	x		

Table 5-7, Square Wave OE Control Register

SQUARE WAVE OE CONTROL REGISTER (WO)									
(7)	(6)	(5)	(4)	(3)	(2)	(1)	(0)		
x	x x	x	х	SQ4 enable	SQ3 enable	SQ2 enable	SQ1 enable		
X		X		"1"=enabled	"1"=enabled	"1"=enabled	"1"=enabled		

Square Wave Monitoring

The 3 square wave outputs of the M1712 are routed back to the M1712 CPLD for monitoring. The CPLD logic continuously monitors each signal by counting the total number of rising edges for a period of 1 μ S. At the end of each 1 μ S period, the 4-bit count values for each square wave are latched into registers (see **Tables 5-8 and 5-9**) for read back.

The square wave signals are expected to be 10 MHz. For a 10 MHz signal, the expected status value is 0xA. *The clock used for the 1 μ S window is not synchronous to the 10 MHz square wave signals therefore a tolerance of ±1 should be applied to the value that is read back.

Register values of 0x09, 0x0A and 0x0B are acceptable values to determine that the square wave output is 'good'. This is not intended to be an accurate frequency counter but a means to detect the on/off status of the square wave. The frequency count error is \pm 1 MHz.

Table 6-8, Square Wave Status Register #1

Square Wave Status Register 1 (RO)									
(7)	(6)	(5)	(4)	(3)	(2)	(1)	(0)		
SQ2 Status (3)	SQ2 Status (2)	SQ2 Status (1)	SQ2 Status (0)	SQ1 Status (3)	SQ1 Status (2)	SQ1 Status (1)	SQ1 Status (0)		

Table 6-9, Square Wave Status Register #2

Square Wave Status Register 2 (RO)								
(7)	(6)	(5)	(4)	(3)	(2)	(1)	(0)	
SQ4 Status (3)SQ4 Status (2)SQ4 Status (1)SQ4 Status (0)SQ3 Status (3)SQ3 Status (2)SQ3 Status (1)SQ3 Status (0)								

Connectors

Refer to Appendix F for connector and pin assignments.

Specifications

Electrical

Item	Specific	Specification	
Power Supply Current	+5 V:	0.5 A	
	+12 V:	0 A	
	-12 V:	0 A	
	+24 V:	0 A	
	-24 V:	0 A	
	-5.2 V	0 A	
	-2 V:	0 A	

Item	Specification	
TTL Signal Inputs	Impedance: 50	Ω , nominal input 3 V peak, 5 V maximum
Connectors	Input: 2 MM	/ICX female
	Output: 8 MMCX female	
	Standard M module carrier board connector, A8/D16 Register-based M-Module Circuitry	
Sine Wave Output Parameters	Level: 15dBm max.	
	Isolation betwe	en outputs: > 47 dB @ 10MHz
TTL Output Parameters	Rise and Fall ti	mes: < 3.0 ns
	Skew (channel	to channel) : < 500 ps
	Jitter:	< 50 ps rms
	High level:	3 V minimum into 50 Ω
Spectral Purity (Sine Outputs)	Harmonics:	< -40dBc
	Spurious:	< -57dBc
Phase Noise	10 Hz offset:	-90 dBc/Hz
	100 Hz offset:	-128 dBc/Hz
	1 kHz offset:	-140 dBc/Hz
	10 kHz offset	-147 dBc/Hz

Environmental

Item	Temperature	Relative Humidity	Altitude
In Use	0° C to 50° C	0% to 90% (non-condensing)	3,000 meters (9,843 feet)
Storage	-40° C to 70° C	0% to 90% (non-condensing)	
Transportation	-40° C to 70° C	0% to 90% (non-condensing)	

Physical

Item	Specification
Width	Standard single width M module
Height	Standard single width M module
Depth	Standard single width M module
Weight	Approximately 0.3 kg

This page was intentionally left blank

Chapter 6 M1714

GENERAL DESCRIPTION	The M1714 provides 128 channels of digital I/O in a double-wide M-Module format adhering to the ANSI/VITA 12-1996 specification for M-Modules. This M-Module resides in a VX405C carrier for installation into a VXI chassis.			
Specifications of Equipment	Use the original packing material when returning the 3352A to Astronics Test Systems for calibration or servicing. The original shipping container and associated packaging material will provide the necessary protection for safe reshipment. If the original packing material is unavailable, contact Custome Support for information.			
Key Features	 Digital I/O - TTL Compatible 128 channels broken up into 16 groups Directional Programming - each group programmed as either an input or output Four 68-pin VHDCI front panel connect 'Power', 'Activity' and 'BIST Fail' front p Built-in Self Test (BIST) 	p of 8 bits can be ut. tors.		
Specifications	Digital I/O 5V Bus Min	Мах		

	<u>Min</u>	<u>Max</u>
Vih (V)	2.0	5.5
V _{IL} (V)	-0.5	0.8
V _{OH} (V)	2.4	
V _{OL} (V)		0.45

Channel-To-Channel skew 20 ns, Max, across all 128 pins

			74ACT244 with a 22 ohm series with 10K pull-up connected to +5V				
		Receivers - resistor		74ACT373 with	74ACT373 with 820 ohm series		
		Shock		15g, 11 ms, ½ sine wave			
	Vibration 0		0.33 mm. P-P, 5-55 Hz				
			Operating Non-operating		0° C to +55° C -40°C to +75° C		
		Relative Hu	midity	85%, non-cond	lensin	ig at < 30°C	
		Altitude		Operating Non-operating		10,000 feet 15,000 feet	
	MTBF		765,387 hours (MIL-HDBK-217E)				
		Dimensio	ons	double-wide M 5.837")	-Modu	ule (4.183" X	
Mechanical	with AN	SI/VITA 12-1	996 fo			in conformance lle modules. The	
Bus Compliance	The mo for M-M		s with	the ANSI/VITA	12-19	96 Specification	
			Addressing:A08Data:D8Interrupts:not sDMA:not sTriggers:not s		lodule supported supported supported supported n		
			Revis	sion Number:	'01'h	ı	

Applicable Documents	Module Specification, Standards Institute an	ANSI/VITA 12-1996Standard for The Mezzanine Concept M- Module Specification, Approved May 20, 1997, American National Standards Institute and VMEbus International Trade Association, 7825 E. Gelding Dr. Suite 104, Scottsdale, AZ 85260-3415, http://www.vita.com			
Ordering Information	Listed below is the M-Module.	part number for the	9 M1714 Digital I/O		
	ITEM	DESCRIPTION			

ITEM	DESCRIPTION	PART #	
M1714 M-Module	128 Channel Digital I/O	405262	

FUNCTIONAL DESCRIPTION

Overview

The M1714 utilizes control logic to interface the M-Module bus to a series of digital I/O ports.

I/O ports are driven and received via four 68-pin connectors mounted on the front panel. A simplified block diagram is shown in **Figure 6-1**.





Figure 6-1, M1714 Block Diagram

M-Module Interface	The M-Module Interface allows communication between the M1714 and the carrier module. The interface is an asynchronous 8-bit data bus. The interface adheres to the ANSI/VITA 12-1996 Standard for The Mezzanine Concept M-Module Specification for M modules.
Control Logic	The control logic provides the electrical interface between the M- Module bus and the module. The control registers are contained within this logic. The control logic also monitors the PPS output and indicates when a valid 1PPS or 100PPS output signal is available (PPSACT). Status is directly is available through an M- Module register and an interrupt can be generated on any change.

Front Panel Connectors

The M1714 has four 68-pin front-panel connectors, labeled J200 and J203. See **Figure 6-2** for front panel connector locations. **Table 6-1** shows the signal assignments to connector pins.





	J200				
68	GND	34	GND		
67	1D0	33	GND		
66	1D1	32	GND		
65	1D2	31	GND		
64	1D3	30	GND		
63	1D4	29	GND		
62	1D5	28	GND		
61	1D6	27	GND		
60	1D7	26	GND		
59	2D0	25	GND		
58	2D1	24	GND		
57	2D2	23	GND		
56	2D3	22	GND		
55	2D4	21	GND		
54	2D5	20	GND		
53	2D6	19	GND		
52	2D7	18	GND		
51	3D0	17	GND		
50	3D1	16	GND		
49	3D2	15	GND		
48	3D3	14	GND		
47	3D4	13	GND		
46	3D5	12	GND		
45	3D6	11	GND		
44	3D7	10	GND		
43	4D0	9	GND		
42	4D1	8	GND		
41	4D2	7	GND		
40	4D3	6	GND		
39	4D4	5	GND		
38	4D5	4	GND		
37	4D6	3	GND		
36	4D7	2	GND		
35	GND	1	GND		

Table 6-1, M1714 Front Panel Pin-outs

J201				
1	GND	35	GND	
2	GND	36	5D0	
3	GND	37	5D1	
4	GND	38	5D2	
5	GND	39	5D3	
6	GND	40	5D4	
7	GND	41	5D5	
8	GND	42	5D6	
9	GND	43	5D7	
10	GND	44	6D0	
11	GND	45	6D1	
12	GND	46	6D2	
13	GND	47	6D3	
14	GND	48	6D4	
15	GND	49	6D5	
16	GND	50	6D6	
17	GND	51	6D7	
18	GND	52	7D0	
19	GND	53	7D1	
20	GND	54	7D2	
21	GND	55	7D3	
22	GND	56	7D4	
23	GND	57	7D5	
24	GND	58	7D6	
25	GND	59	7D7	
26	GND	60	8D0	
27	GND	61	8D1	
28	GND	62	8D2	
29	GND	63	8D3	
30	GND	64	8D4	
31	GND	65	8D5	
32	GND	66	8D6	
33	GND	67	8D7	
34	GND	68	GND	

	J202				
68	GND	34	GND		
67	9D0	33	GND		
66	9D1	32	GND		
65	9D2	31	GND		
64	9D3	30	GND		
63	9D4	29	GND		
62	9D5	28	GND		
61	9D6	27	GND		
60	9D7	26	GND		
59	10D0	25	GND		
58	10D1	24	GND		
57	10D2	23	GND		
56	10D3	22	GND		
55	10D4	21	GND		
54	10D5	20	GND		
53	10D6	19	GND		
52	10D7	18	GND		
51	11D0	17	GND		
50	11D1	16	GND		
49	11D2	15	GND		
48	11D3	14	GND		
47	11D4	13	GND		
46	11D5	12	GND		
45	11D6	11	GND		
44	11D7	10	GND		
43	12D0	9	GND		
42	12D1	8	GND		
41	12D2	7	GND		
40	12D3	6	GND		
39	12D4	5	GND		
38	12D5	4	GND		
37	12D6	3	GND		
36	12D7	2	GND		
35	GND	1	GND		

J203				
1	GND	35	GND	
2	GND	36	13D0	
3	GND	37	13D1	
4	GND	38	13D2	
5	GND	39	13D3	
6	GND	40	13D4	
7	GND	41	13D5	
8	GND	42	13D6	
9	GND	43	13D7	
10	GND	44	14D0	
11	GND	45	14D1	
12	GND	46	14D2	
13	GND	47	14D3	
14	GND	48	14D4	
15	GND	49	14D5	
16	GND	50	14D6	
17	GND	51	14D7	
18	GND	52	15D0	
19	GND	53	15D1	
20	GND	54	15D2	
21	GND	55	15D3	
22	GND	56	15D4	
23	GND	57	15D5	
24	GND	58	15D6	
25	GND	59	15D7	
26	GND	60	16D0	
27	GND	61	16D1	
28	GND	62	16D2	
29	GND	63	16D3	
30	GND	64	16D4	
31	GND	65	16D5	
32	GND	66	16D6	
33	GND	67	16D7	
34	GND	68	GND	

Mating Connectors

The front panel connectors are a double VHDCI SCSI type of connector. **Table 6-2** contains manufacture's part numbers for the cable/connector assemblies used by the M1714.

Table	6-2,	Mating	Connectors
-------	------	--------	------------

Manufacturer	68 Pin Mating Cable
DDK Cable Assembly	DFG-HA2-XXX
Molex Connector	73796-3005
Molex Cable Assembly	92904-0001

Note- XXX represents length of cable

OPERATING MODE

The M1714 is a register-based module that is controlled through a series of I/O registers. The exact method of accessing and addressing the I/O registers is dependent on the M-Module carrier.

There are a variety of registers used to configure and control the M1714 module. These registers are located in the I/O addressing space. The address map of the registers is shown in **Table 6-3**. Details of the registers are provided in the register definition section.

Address Offset (Hex)	Write	Read
00		M1714 Identity
02		M1714 Revision
04	BIST Command Register	BIST Status Register
06	Reserved	Reserved
08	Reserved	Reserved
0A	Direction Control Reg. for Octets 1-8	Direction Control Reg. for Octets 1-8
0C	Direction Control Reg. for Octets 9-16	Direction Control Reg. for Octets 9-16
0E	Master Write Strobe for Stimulus Data	Master Read Strobe for Response Data
10	Octet 1 Stimulus Data Register	Octet 1 Response Data Register
12	Octet 2 Stimulus Data Register	Octet 2 Response Data Register
14	Octet 3 Stimulus Data Register	Octet 3 Response Data Register
16	Octet 4 Stimulus Data Register	Octet 4 Response Data Register
18	Octet 5 Stimulus Data Register	Octet 5 Response Data Register
1A	Octet 6 Stimulus Data Register	Octet 6 Response Data Register
1C	Octet 7 Stimulus Data Register Octet 7 Response Data F	
1E	Octet 8 Stimulus Data Register	Octet 8 Response Data Register
20	Octet 9 Stimulus Data Register	Octet 9 Response Data Register
22	Octet 10 Stimulus Data Register	Octet 10 Response Data Register
24	Octet 11 Stimulus Data Register	Octet 11 Response Data Register
26	Octet 12 Stimulus Data Register	Octet 12 Response Data Register
28	Octet 13 Stimulus Data Register	Octet 13 Response Data Register
2A	Octet 14 Stimulus Data Register	Octet 14 Response Data Register
2C	Octet 15 Stimulus Data Register	Octet 15 Response Data Register
2E	Octet 16 Stimulus Data Register	Octet 16 Response Data Register

Table 6-3, M1714 Register Ad	dress Offset Assignments
------------------------------	--------------------------

Register Definitions	The following sections described the register and bit definitions that are contained within the M1714.
M1714 ID Register (00h)	This 8-bit read-only register identifies the M-Module as a M1714 module. The value assigned to M1714 is "9C"h and is hard-wired inside the CPLD core.
Revision ID Register (02h)	This 8-bit read-only register contains a value that defines the revision number of the M1714. Initially this value is set to "01"h. If a revision change has been made to either the M1714 PCB or CPLD, this value will be incremented.
BIST Command Register (04h)	This register provides basic control over the device's BIST functions. Only bits 1 and 0 are currently defined in this 8-bit register. Bits 7 through 2 are reserved for future use. After reset, all bits in this register are set to zero. Figure 6-3 and Table 6-4 describe these bits and how they should be set for operation of the M1714.

			BIST Comm	and Register			
Bit 7 (MSB)	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0 (LSB)
х	×	x	х	х	х	Reset BIST 'Fail'	Initiate BIST Cycle

Figure 6-3, Command Register Bit Assignment for the M1714

Bit	Function
0	Initiate BIST Cycle When set to '1' initiates a BIST cycle. The BIST "Busy' flag will be set in the status register. Set to '0' after reset.
1	Reset BIST 'Fail' A value of '1' resets the BIST 'Fail' flag in the status register. Set to '0' after reset.
7-2	Reserved

Table 6-4, BIST Command Register Bit Definitions

Status Register (04h)

This register tracks the status of the M1714 BIST. Only bits 1 and 0 are currently defined in this 8-bit register. Bits 7 through 2 are reserved for future use and are set to '0'. **Figure 6-4** and **Table 6-5** describe these bits.

			BIST Statu	ıs Register			
Bit 7 (MSB)	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0 (LSB)
x	х	х	х	х	х	BIST 'Fail'	BIST 'Busy'

Figure 6-4, BIST Status Register Bit Assignment for the M1714

Table 6-5, BIST Status Register Bit Definitions

Bit	Function
0	BIST 'Busy' A value of '1' indicates that the M1714 is performing a BIST cycle. This flag will be set to '0' upon the completion of the BIST cycle. Set to '0' after reset.
1	BIST 'Fail' A value of '1' indicates that a failure has been detected during the BIST cycle. This bit is reset by writing a '1' to bit 1 of the Command register. Set to '0' after reset.
7-2	Reserved

Direction Control for Octets 1-8 (0Ah)

This is a read/write register that controls the direction of the corresponding byte (octet). All eight channels within the octet will have the same direction. Writing a '1' to this register will set the appropriate octet to an output (stimulus.) A '0' value will set the octet to an input (response.) This register is set to '0' after reset. **Figure 6-5** describes this register.

Direction Control Reg. for Octets 1-8							
Bit 7 (MSB)	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0 (LSB)
Octet	Octet	Octet	Octet	Octet	Octet	Octet	Octet
8	7	6	5	4	3	2	1

Direction Control for Octets 9-16 (0Ch)

This is a read/write register that controls the direction of the corresponding byte (octet). All eight channels within the octet will have the same direction. Writing a '1' to this register will set the appropriate octet to an output (stimulus.) A '0' value will set the octet to an input (response.) This register is set to '0' after reset. **Figure 6-6** describes this register.

	Direction Control Reg. for Octets 1-8							
Bit 7 (MSB)	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0 (LSB)	
Octet	Octet	Octet	Octet	Octet	Octet	Octet	Octet	
16	15	14	13	12	11	10	9	

Figure 6-6, Direction Control for Octets 9-16

Master Write Strobe for Stimulus Data (0Eh)

A write to this address location causes a master write strobe to occur. A master write strobe loads the data in each octet stimulus holding register into the main output registers. This allows all 128 channels to change at once. Only octets that have been previously defined as outputs get written into the main output registers. The master write strobe is prohibited for main output registers whose octets have been programmed as inputs. Before a master write is issued, the octet stimulus holding registers that are defined as outputs, need to be loaded with the data that is to be written to the main output registers.

Master Read Strobe for Response Data (0Eh) A read from this address location causes a master read strobe to occur. A master read strobe loads the data from all 128 channels into each octet response holding register. Data is written into the octet response holding register even if it has been previously defined as an output. It is up to software to determine which octet has valid input data. For octets that have been defined as outputs, the octet response holding register contains the output data.

Octet Stimulus / Response Data Register (10h – 2Eh)	A write to this register loads the stimulus data into the octet stimulus holding register. All octets that have been defined as outputs should have stimulus data loaded into their corresponding stimulus holding registers before a master write is performed. A read from this register reads the response data that was captured into the corresponding octet response holding register by a master read
	strobe.

Chapter 7 M1721

General Description	The M1721 provides distribution of clock signals to other devices. The module accepts two analog input signals, two differential input signals and four TTL input signals and provides TTL and ECL distribution. The analog input signals are passed through high speed comparators that convert the analog level to a digital signal. The input differential signals are routed to differential receivers that convert the differential inputs to single ended digital signals. The TTL inputs are buffered and provide buffered digital signals. These digital signals are then routed via the internal digital multiplexers to the TTL and ECL outputs. The module is physically implemented on a double-wide M-Module adhering to the ANSI/VITA 12-1996 specification for M-Modules.
Purpose of Equipment	The M1721 can be used in a wide variety of applications including functional verification of digital systems, signal simulation, design verification, and research and development that require the distribution of clock and timing signals.
Specifications of Equipment	
Key Features	 Eight Input Channels: 2 Analog, 2 Differential, 4 Digital Digital Inputs: 100MHz Maximum Frequency Differential and Analog Inputs: 50MHz Maximum Frequency Eleven Output Channels: 2 Diff ECL outputs, 9 TTL outputs Trigger levels individually software programmable for each Analog input Analog Inputs can support up to 2 TTL outputs Differential Inputs can support up to 5 TTL outputs Two Digital TTL Inputs can support up to 2 TTL outputs Two Digital TTL Inputs can support up to 4 TTL outputs Custom Trigger Distribution Configurations are easily configured through on board FPGA

Specifications

MAXIMUM RATINGS

Parameter	Condition	Rating	Units
Operating Temperature		0 to +50	°C
Non-Operating Temperature		-40 to +70	°C
Humidity	non-condensing	5 to 95	%
Power Consumption (power is	+5V	500	mA
shared by both M-Module connectors)	+12V	700	mA
	-12V	150	mA
Input Voltage (Differential)	no damage	+10/-5	VRMS
Input Voltage (TTL Digital)	no damage	+7/-2	V _{RMS}
Input Voltage (Analog)	no damage	±8	Vrms

AC CHARACTERISTICS

Parameter	Conditions	Min	Limit. Typ.	Max	Units
Analog Input Characteristics					
Voltage Range		-5.0		+5.0	V
Input Impedance		49	50	51	Ω
Level Adjust Resolution	12 bit		1		mV
Threshold Level Range		-2.0		+2.0	V
Threshold Level Accuracy ¹	Input Impedance = 50Ω		±2% + 50m	% Setpoint + mV	
Hysteresis		15	30	45	mV
Frequency	2V p-p Input	0		50	MHz
Width	2V p-p Input	10		~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	ns
Differential Input Characteristics)				
Voltage Range		0		+5.0	V
Input Impedance	Pull up to +5V	.90	.95	1.0	KΩ
Threshold Level Range	Differential Input	-100		+100	mV
Hysteresis	Differential Input		65		mV
Frequency	+/- 2V Differential Input	0		50	MHz
Width	+/- 2V Differential Input	10		×	ns
Digital TTL Input Characteristics	;	•		•	•
Voltage Range		0		+5.0	V
Input Impedance		49	50	51	Ω
Threshold Level		1.25		1.60	V
Hysteresis			160		mV
Frequency	2V p-p Input Level	0		100	MHz
Width	2V p-p Input Level	5		∞	ns
TTL Output Characteristics					
Impedance ²			18.75		Ω
Output Levels	Load = 50Ω , V _{OL}			0.5	V
	Vон	3.0			V
Propagation Delay	ANALOG to TTLOUT		16	21	ns
	DIFF to TTLOUT		38	48	ns
	TTLIN to TTLOUT		10	15	ns
ECL Output Characteristics					
Туре	10K Series Differential ECL				
Termination	499Ω pull downs (-5.2V) on both lines				
Propagation Delay	TTLIN to ECLOUT		7	12	ns
Rise/Fall Time	Terminated 75 Ω to -2V		1.0		ns

Notes: 1.

Includes Hysteresis.

2. Four output drivers with 75Ω source impedance each are used in parallel

Mechanical	The mechanical dimensions of the module are in conformance with ANSI/VITA 12-1996 for double-wide M-Module modules. The nominal dimensions are 5.687" (144.5 mm) long \times 2.082" (52. mm) wide.					
Bus compliance	•	es with the ANSI/VITA Modules and the MA- Module Type: Addressing: Data: Interrupts: DMA:	•			
		Triggers: Identification: Manufacturer ID:	not supported FRAM access 0FC1 ₁₆			
		Model Number:	00D2 ₁₆ (210 dec.)			

Applicable Documents ANSI/VITA 12-1996 Standard for The Mezzanine Concept M-Module Specification, Approved May 20, 1997, American National Standards Institute and VMEbus International Trade Association, 7825 E. Gelding Dr. Suite 104, Scottsdale, AZ 85260-3415, http://www.vita.com

Functional Description

Overview

The M1721 uses comparators, differential receivers and TTL receivers to buffer the input signals. Each input signal is buffered and distributed to either TTL or ECL outputs. The standard multiplexer configurations are shown below but the module can be configured to handle various custom multiplexing and distribution requirements. A simplified block diagram is shown in **Figure 7-1**.




Figure 7-1, Functional Block Diagram

M-Module Interface	The M-Module Interface allows communication between the M1721 and the VX405C carrier module. The interface is an asynchronous 16-bit data bus. The interface adheres to the ANSI/VITA 12-1996 Standard for The Mezzanine Concept M-Module Specification for MA modules.
Analog Inputs	For the Analog Inputs, comparators provide high speed analog to digital conversion with programmable threshold levels. The comparators are configured to provide a fixed hysteresis window for the input signal. As an input signal transitions from low to high, it must exceed the programmed threshold level plus ½ the hysteresis range to produce a high at the comparator output. As an input signal transitions from high to low, it must fall below the programmed threshold level minus ½ the Hysteresis range to produce a low at the comparator output.
	The comparator threshold levels are programmable between -2 Volts and + 2 Volts. The programmable threshold levels are set by programming the DAC Control Register 0 .
	The Input impedance of the Analog Inputs is 50 Ohms. The source to the input comparators can also be either disconnected or connected to the comparators inputs via isolation relays using the MUX Control Register 0 .
TTL Inputs	For the TTL Inputs, Digital Bus Receivers provide high speed buffering with fixed TTL threshold levels. The Digital Receivers provide a fixed hysteresis window for the input signal. As an input signal transitions from low to high, it must exceed the TTL threshold level plus the hysteresis range to produce a high at the receiver output. As an input signal transitions from high to low, it must fall below the TTL threshold level minus ½ the Hysteresis range to produce a low at the receiver output.
	The threshold levels are fixed TTL levels and cannot be changed.
	The Input impedance of the TTL Inputs is 50 Ohms.
Differential Inputs	For the Differential Inputs, Differential Receivers provide high speed buffering with fixed threshold levels. The Differential Receivers provide a fixed hysteresis range for the input signal. As an input signal transitions from low to high on the plus (+) input, it must exceed the minus (-) input level plus ½ the hysteresis range to produce a high at the receiver output. As an input signal transitions from high to low on the plus (+) input, it must fall below the minus (-) input level minus ½ the Hysteresis range to produce a low at the receiver output.
	The outputs of the Differential Receivers are routed to high speed comparators which are used to the low signal level outputs of the Differential Receivers at high frequencies to valid TTL levels. The trigger levels of these comparators needs to be programmed in

	order for the Differential Input channels to work properly. Typically the levels are between 1.0 Volts and 2.0 Volts. Refer to the DAC Control Register for further details. The comparator trigger levels can be Factory set to fixed voltage levels as an option.
TTL Outputs	Up to Nine TTL outputs provide TTL compatible signal distribution of the input signals. Some inputs can be distributed to up to as many as five TTL outputs or the module can be configured to distribute a single input to all five TTL outputs. The Sources of the TTL Outputs are selected through the MUX Control Register 0 .
	Each TTL output consists of four output buffers in parallel. The output source impedance of each individual driver is 75 Ω , thus providing an overall output source impedance of 18.75 Ω that can drive TTL compatible logic levels into a 50 Ω load.
ECL Outputs	Two ECL outputs provide differential ECL compatible signal distribution of the inputs. The sources, SYSTRG 1 and SYSTRG 2 , of the ECL signals are fixed and dedicated to the STA SYSTRGA and STA SYSTRGB ECL outputs respectively. The differential ECL outputs are terminated through 499Ω resistors to -5.2 V. High speed ECL outputs need to be terminated with a small value resistor i.e., 75 Ohms to -2 Volts for optimum performance.

GATEWAYTRG1+ and

GATEWAYTRG2+

Input/Output Signals

The front panel input/output signals are as shown in **Appendix F** in Figure F-1 and are briefly described below. Right Angle Latched Box Headers are used for the **MODTRG[1-2]**, **RFSG[2-3]PTRG**, **RFSG[1-3]ATRG**, **HPSA TRG**, **SLOTOTRG**, **SYSTRG[1-**2] and **RFSG[2-3]** PLS signals and a 15-pin HD DSUB plug provides connection to the **GATEWAY[1-2]** and **STA SYSTRG[A-**B] signals. In addition to the front panel connectors, 2 optional MCX connectors are provided on the internal side of the PCB for the **SYSTRG1** and **SYSTRG 2** signal inputs. These connectors facilitate integration with other internal M-Modules. Cable access is provided through a notch on one side the board.

STA SYSTRG A + and STA	These J202 signal contacts are the ECL output positive signals.
SYSTRG B+	

<u>STA SYSTRG A- and STA</u> These J202 signal contacts are the ECL output negative signals. **SYSTRG B -**

These J202 signal contacts are the Differential input positive signals. The outputs of these signals can be routed up to five of the TTL Outputs, **SLOT0(1A1), RFSG[1-3]ATRG, HPSA.**

<u>GATEWAYTRG1- and</u> <u>GATEWAYTR2-</u> These J202 signal contacts are the Differential input negative signals. The outputs of these signals can be routed up to five of the TTL Outputs, **SLOT0(1A1)**, **RFSG[1-3]ATRG**, **HPSA**.

RFSG2 PULSE and RFSG3These J201 signal contacts are 50 Ohm TTL Inputs. These signals
can be routed to either the **RGSG2 PTRIG** and **RFSG3 PTRIG**
Outputs

<u>SYSTRG1 and SYSTRG2</u> These J201 signal contacts are 50 Ohm TTL Inputs. These signals can be routed to the **RFSG[1-3]ATRG, HPSA** TTL outputs and are also routed to the **STA SYSTRG[A-B]** ECL Outputs and **Slot0(2A1)** and **Slot0(1A3)** TTL outputs.

RFSGxATRIG and HPSA
and SLOTOThese J201 signal contacts are the TTL Outputs. These are
designed to drive 50 Ohm loads

RFSG2 PTRIG and RFSG3These J200 signal contacts are the TTL Outputs. These are
designed to drive 50 Ohm loads

MODTRG1 and MODTRG2 These J200 signal contacts are the 50 Ohm Analog Inputs. These signals can be routed to the RGSG2 PTRIG and RFSG3 PTRIG Outputs

These J200-J202 signal contacts are the common Ground reference for all Input and Output signals

GROUND


Identification and Configuration Registers

I/O Registers

There are a variety of registers used to configure and control the M1721 module. These registers are located in the IO Space. The address map of the registers is shown in **Table 7-1**. Details of the registers are provided in **Figure 7-2**.

Table 7-1, I/O Address Map/Command Summary

IO REG. (HEX)	REGISTER DESCRIPTION
00-1F	Board ID Information
20	Card Revision Code
22	MUX Control
24	DAC Control
26	Status Signals



FPGA ⇔ FPGA Logic FW Revision CPLD ⇔ CPLD Logic FW Revision

22 Bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 Write RSV MOD MOD SLOT RFSG3 RFSG2 HPSA TRIG RFSG3 RFSG2 D ZEN 1 EN (1A1) PTRIG PTRIG HPSA TRIG ATRG ATRG	1 0 RFSG1
Write RSV MOD MOD SLOT RFSG3 RFSG2 HPSA TRIG RFSG3 RFSG2	
	ATRG
Read MOD MOD SLOT RFSG3 RFSG2 D TRG TRG 0 PTRIG PTRIG 2 EN 1 EN (1A1) PTRIG PTRIG	RFSG1 ATRG
RSVD ⇒ Reserved for Future Use	
MOD TRG 2 EN ⇔ '1' – enable '0' – disable	
MOD TRG 1 EN ⇔ '1' – enable '0' – disable	
SLOT 0 (1A1) ⇒ '0' – GATEWAY1 '1' – GATEWAY2	
RFSG3 PTRIG ⇔ "00" – PULSE SYNC 2 "01" – PULSE SYNC 3 "10" – MODTRG1 "11" – MODTRG2	
RFSG2 PTRIG ⇔ "00" – PULSE SYNC 2 "01" – PULSE SYNC 3 "10" – MODTRG1 "11" – MODTRG2	
HPSA TRIG ⇔ "00" – GATEWAY1 "01" – GATEWAY2 "10" – SYSTRG1 "11" – SYSTRG2	
RFSG3 ATRG ⇔ "00" – GATEWAY1 "01" – GATEWAY2, "10" – SYSTRG1, "11" – SYSTRG2	
RFSG2 ATRG ⇔ "00" – GATEWAY1 "01" – GATEWAY2, "10" – SYSTRG1, "11" – SYSTRG2	
RFSG1 ATRG ⇔ "00" – GATEWAY1 "01" – GATEWAY2, "10" – SYSTRG1, "11" – SYSTRG2	
Notes:	
1. Default Value at Reset is "0". Figure 7-2. M1721 I/O Registers	

Figure 7-2, M1721 I/O Registers

Reg. 24																
Z4 Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Write		AC RESS	RSV D	RSV D						DAC	DATA					
Read	D	AC RESS	RSV D	RSV D						DAC	DATA					
DAC A			"01" – "10" – "11" –	MOD GATE GATE	TRG 2 WAY 1	Thresh Thres	hold shold (I							1.5V no 1.5V no		
Di	DAC DATA¹ ⇔ "000h-FFFh"															
N	lotos:															
N	lotes: 1. M	OD TR	RG Thre	esholds	000h FFFh	= -2.04 = + 20	- ,	Volts t	o +2.0	47Volt	s where	9:				
N	1. M			hresho	000h FFFh 800h	= -2.04 = + 20 = 0V nges a = 0 Vol	48V,)47V, re 0 Vo ts,					9:				
N M1721 Reg.	1. M			hresho	000h FFFh 800h Ids Rai 800h =	= -2.04 = + 20 = 0V nges a = 0 Vol	48V, 047V, re 0 Vc ts, 094V	olts to 4		olts wh		9:				
M1721	1. M			hresho	000h FFFh 800h Ids Rai 800h =	= -2.04 = + 20 = 0V nges a = 0 Vol	48V, 047V, re 0 Vc ts, 094V	olts to 4	4.094V	olts wh		e: 4	3	2	1	0

 $\begin{array}{rl} \mathsf{RSVD} & \Leftrightarrow & \mathsf{Reserved} \text{ for Future Use} \\ \mathsf{DAC Busy} & \Leftrightarrow & \mathsf{`0'} = \mathsf{Idle}, \, \mathsf{`1'} = \mathsf{Busy} \end{array}$

Figure 7-2, M1721 I/O Registers (continued)

Module Identification

The M1721 has a thirty two word deep (64 byte) serial nonvolatile FRAM to keep information about the module. Access is accomplished with normal M-Module read/write operations. Data cannot be written to the FRAM by user.

Table 7-2, M-Module FRAM Words

Word	Description	Value (hex)
0	Module Number	1721
1-31	Reserved	0000

Mating Connectors

The front panel connectors are two row right angle headers type of connector. **Table 7-3** contains manufacture's part numbers for the connectors used to mate to the M1721.

Table 7-3, Mating Connectors

Connector	Manufacturer/ Model	Mating Connector P/N
J200	3M [™] / Shielded Controlled Impedance (SCI)	9810-PLM0 (Housing) 982424 Series (SCI Cable)
J201	3M [™] / Shielded Controlled Impedance (SCI)	9826-PLM0 (Housing) 982424 Series (SCI Cable)
J202	TYCO/ Amplimite® HDP-22	748364-1 (Housing) 1658670-4 (Pin)

Operation

The M1721 is a register-based instrument that is controlled through the I/O registers. The CHVX405C carrier maps the registers of the M1721 into the A24 or A32 memory space, depending on the switch settings of the carrier. As shipped, the registers of the M1721 are mapped to the A24 memory space.

The I/O registers described in the previous section are located in the first 20 16-bit words of the A24 memory that is assigned to the module by the slot 0 resource manager. The offsets from the base A24 memory address are shown in **Table 2-1**. Note that all access of the registers should be performed on even addresses, and 16-bit wide reads and writes are recommended for proper performance of the module.

A VXI*plug&play*-style driver and soft front panel are provided with the module. This driver provides complete control of the routing and DAC voltage levels provided by the module.

The driver function rima1721_init() must be the first function used in the application program. This driver takes the VISA resource descriptor to identify which VXI resource is used by the driver. The rima1721_init() function determines which memory space (A24 or A32) is assigned to the module by reading the ID/Logical Address register of the VXI module. It then reads the first 16-bit word in the A24 or A32 memory and checks that the value at this location is 1721 (hex). This is used to ensure that the module being controlled is a M1721 module.

All of the other functions in the driver access the registers in the A24 (or A32) memory space to control the module.

This page was intentionally left blank.

Appendix A VX405C (P1 & P2) CONNECTORS

PIN	С	В	А
1	D08	-	D00
2	D09	-	D01
2 3	D10	-	D02
4	D11	BG0IN*	D03
5	D12	BG0OUT*	D04
6	D13	BG1IN*	D05
7	D14	BG10UT*	D06
8	D15	BG2IN*	D07
9	GND	BG20UT*	GND
10	SYSFAIL*	BG3IN*	-
11	-	BG3OUT*	-
12	SYSRESET*	-	DS1*
13	LWORD*	-	DS0*
14	AM5	-	WRITE*
15	A23	-	-
16	A22	AM0	DTACK*
17	A21	AM1	_
18	A20	AM2	_
19	A19	AM3	_
20	A18	GND	IAĊK*
21	A17	-	IACKIN*
22	A16	-	IACKOUT*
23	A15	GND	AM4
24	A14	IRQ7*	A07
25	A13	IRQ6*	A06
26	A12	IRQ5*	A05
27	A11	IRQ4*	A04
28	A10	IRQ3*	A03
29	A09	IRQ2*	A02
30	A08	IRQ1*	A01
31	+12 V	-	-12 V
32	+5 V	+5 V	+5 V

Figure A-1, P1 Pin Configuration

PIN	С	В	А
1	-	+5V	-
2	-	GND	-
2 3	GND	-	-
4 5	-	A24	GND
	-	A25	-
6	-	A26	-
7	GND	A27	-
8	-	A28	-
9	-	A29	-
10	GND	A30	GND
11	-	A31	-
12	-	GND	-
13	-	+5V	-
14	-	D16	-
15	-	D17	-
16	GND	D18	GND
17	-	D19	-
18	-	D20	-
19	-	D21	-
20	-	D22	-
21	-	D23	-
22	GND	GND	GND
23	TTLTRG1*	D24	TTLTRG0*
24	TTLTRG3*	D25	TTLTRG2*
25	GND	D26	+5V
26	TTLTRG5*	D27	TTLTRG4*
27	TTLTRG7*	D28	TTLTRG6*
28	GND	D29	GND
29	-	D30	-
30	GND	D31	MODID
31	-	GND	GND
32	-	+5V	-

Figure A-2, P2 Pin Configuration

Appendix B M212 CONNECTORS




Figure B-1, M212 Front Panel I/O Signals

Pin	Row A	Row B	Row C
1	/CS	GND	(/AS)
2	A01	+5V	(D16)
3	A02	+12V	(D17)
4	A03	-12V	(D18)
5	A04	GND	(D19)
6	A05	(/DREQ)	(D20)
7	A06	(/DACK)	(D21)
8	A07	GND	(D22)
9	D08	D00/(A08)	TRIGA
10	D09	D01/(A09)	TRIGB
11	D10	D02/(A10)	(D23)
12	D11	D03/(A11)	(D24)
13	D12	D04/(A12)	(D25)
A14	D13	D05/(A13)	(D26)
15	D14	D06/(A14)	(D27)
16	D15	D07/(A15)	(D28)
17	/DS1	/DS0	(D29)
18	DTACK	/WRITE	(D30)
19	/IACK	/IRQ	(D31)
20	/RESET	SYSCLK	(/DS2)

Note: Signals in parentheses () are not used on this module.

Figure B-2, M212 M/MA Interface Connector Configuration

Appendix C M213 CONNECTORS




Figure C-1, M213 Front Panel I/O Signals

Pin	Row A	Row B	Row C
1	/CS	GND	(/AS)
2	A01	+5V	(D16)
3	A02	+12V	(D17)
4	A03	-12V	(D18)
5	A04	GND	(D19)
6	A05	(/DREQ)	(D20)
7	A06	(/DACK)	(D21)
8	A07	GND	(D22)
9	D08	D00/(A08)	TRIGA
10	D09	D01/(A09)	TRIGB
11	D10	D02/(A10)	(D23)
12	D11	D03/(A11)	(D24)
13	D12	D04/(A12)	(D25)
A14	D13	D05/(A13)	(D26)
15	D14	D06/(A14)	(D27)
16	D15	D07/(A15)	(D28)
17	/DS1	/DS0	(D29)
18	DTACK	/WRITE	(D30)
19	/IACK	/IRQ	(D31)
20	/RESET	SYSCLK	(/DS2)

Note: Signals in parentheses () are not used on this module.

Figure C-2, M213 M/MA Interface Connector Configuration


Appendix D M1712 CONNECTORS



Pin	Signal Description	
SQ IN	Square wave input	
SN IN	Sine input	
SQ 1	Square wave output #1	
SQ 2	Square wave output #2	
SQ 3	Square wave output #3	
SN 1	Sine wave output #1	
SN 2	Sine wave output #2	
SN 3	Sine wave output #3	
SN 4	Sine wave output #4	
SN 5	Sine wave output #5	

This page was intentionally left blank.

Appendix E M1721 CONNECTORS





Pin	Row A	Row B	Row C
1	/CS	GND	(/AS)
2	A01	+5V	(D16)
3	A02	+12V	(D17)
4	A03	-12V	(D18)
5	A04	GND	(D19)
6	A05	(/DREQ)	(D20)
7	A06	(/DACK)	(D21)
8	A07	GND	(D22)
9	D08	D00/(A08)	TRIGA
10	D09	D01/(A09)	TRIGB
11	D10	D02/(A10)	(D23)
12	D11	D03/(A11)	(D24)
13	D12	D04/(A12)	(D25)
A14	D13	D05/(A13)	(D26)
15	D14	D06/(A14)	(D27)
16	D15	D07/(A15)	(D28)
17	/DS1	/DS0	(D29)
18	DTACK	/WRITE	(D30)
19	/IACK	/IRQ	(D31)
20	/RESET	SYSCLK	(/DS2)

Note: Signals in parentheses () are not used on this module.

Figure E-2, M1721 M-Module Interface