TEST SYSTEMS

# RACAL INSTRUMENTS 1260-14 DIGITAL I/O MODULE 

PUBLICATION NO. 980673-003

Astronics Test Systems Inc.
4 Goodyear, Irvine, CA 92618
Tel: (800) 722-2528, (949) 859-8999; Fax: (949) 859-7139
atsinfo@astronics.com atssales@astronics.com
atshelpdesk@astronics.com http://www.astronicstestsystems.com

Copyright 1992 by Astronics Test Systems Inc. Printed in the United States of America. All rights reserved. This book or parts thereof may not be reproduced in any form without written permission of the publisher.

## THANK YOU FOR PURCHASING THIS ASTRONICS TEST SYSTEMS PRODUCT

For this product, or any other Astronics Test Systems product that incorporates software drivers, you may access our web site to verify and/or download the latest driver versions. The web address for driver downloads is:
http://www.astronicstestsystems.com/support/downloads

If you have any questions about software driver downloads or our privacy policy, please contact us at:
atsinfo@astronics.com

## WARRANTY STATEMENT

All Astronics Test Systems products are designed to exacting standards and manufactured in full compliance to our AS9100 Quality Management System processes.

This warranty does not apply to defects resulting from any modification(s) of any product or part without Astronics Test Systems express written consent, or misuse of any product or part. The warranty also does not apply to fuses, software, non-rechargeable batteries, damage from battery leakage, or problems arising from normal wear, such as mechanical relay life, or failure to follow instructions.

This warranty is in lieu of all other warranties, expressed or implied, including any implied warranty of merchantability or fitness for a particular use. The remedies provided herein are buyer's sole and exclusive remedies.

For the specific terms of your standard warranty, contact Customer Support. Please have the following information available to facilitate service.

1. Product serial number
2. Product model number
3. Your company and contact information

You may contact Customer Support by:

| E-Mail: | atshelpdesk@astronics.com |  |
| :--- | :--- | :--- |
| Telephone: | +18007223262 | (USA) |
| Fax: | +19498597139 | (USA) |

## RETURN OF PRODUCT

Authorization is required from Astronics Test Systems before you send us your product or sub-assembly for service or calibration. Call or contact Customer Support at 1-800-722-3262 or 1-949-859-8999 or via fax at 1-949-859-7139. We can also be reached at: atshelpdesk@astronics.com.

If the original packing material is unavailable, ship the product or sub-assembly in an ESD shielding bag and use appropriate packing materials to surround and protect the product.

## PROPRIETARY NOTICE

This document and the technical data herein disclosed, are proprietary to Astronics Test Systems, and shall not, without express written permission of Astronics Test Systems, be used in whole or in part to solicit quotations from a competitive source or used for manufacture by anyone other than Astronics Test Systems. The information herein has been developed at private expense, and may only be used for operation and maintenance reference purposes or for purposes of engineering evaluation and incorporation into technical specifications and other documents which specify procurement of products from Astronics Test Systems.

## TRADEMARKS AND SERVICE MARKS

All trademarks and service marks used in this document are the property of their respective owners.

- Racal Instruments, Talon Instruments, Trig-Tek, ActivATE, Adapt-A-Switch, N-GEN, and PAWS are trademarks of Astronics Test Systems in the United States.


## DISCLAIMER

Buyer acknowledges and agrees that it is responsible for the operation of the goods purchased and should ensure that they are used properly and in accordance with this document and any other instructions provided by Seller. Astronics Test Systems products are not specifically designed, manufactured or intended to be used as parts, assemblies or components in planning, construction, maintenance or operation of a nuclear facility, or in life support or safety critical applications in which the failure of the Astronics Test Systems product could create a situation where personal injury or death could occur. Should Buyer purchase Astronics Test Systems product for such unintended application, Buyer shall indemnify and hold Astronics Test Systems, its officers, employees, subsidiaries, affiliates and distributors harmless against all claims arising out of a claim for personal injury or death associated with such unintended use.

## FOR YOUR SAFETY

Before undertaking any troubleshooting, maintenance or exploratory procedure, read carefully the WARNINGS and CAUTION notices.


CAUTION
RISK OF ELECTRICAL SHOCK DO NOT OPEN


This equipment contains voltage hazardous to human life and safety, and is capable of inflicting personal injury.

If this instrument is to be powered from the AC line (mains) through an autotransformer, ensure the common connector is connected to the neutral (earth pole) of the power supply.
 CAUTION SENSITVE ELECTRONIC DEVICES DO NOO SHP PR STORENENR
STRNG RECTRSTATC. romagntic, MaANETic

Before operating the unit, ensure the conductor (green wire) is connected to the ground (earth) conductor of the power outlet. Do not use a two-conductor extension cord or a three-prong/two-prong adapter. This will defeat the protective feature of the third conductor in the power cord.

Maintenance and calibration procedures sometimes call for operation of the unit with power applied and protective covers removed. Read the procedures and heed warnings to avoid "live" circuit points.

Before operating this instrument:

1. Ensure the proper fuse is in place for the power source to operate.
2. Ensure all other devices connected to or in proximity to this instrument are properly grounded or connected to the protective third-wire earth ground.

If the instrument:

- fails to operate satisfactorily
- $\quad$ shows visible damage
- has been stored under unfavorable conditions
- has sustained stress

Do not operate until, performance is checked by qualified personnel.

## EC Declaration of Conformity

## We

Astronics Test Systems
4 Goodyear
Irvine, CA 92618
declare under sole responsibility that the
1260-14 Digital I/O Module, P/N 404916
1260-14 (CMOS) Digital I/O Module, P/N 404916-001

They conform to the following Product Specifications:
Safety: EN61010-1:1993+A2:1995
EMC: EN61326:1997+A1:1998
Supplementary Information:
The above specifications are met when the product is installed in an Astronics Test Systems certified mainframe with faceplates installed over all unused slots, as applicable

The product herewith complies with the requirements of the Low Voltage Directive 73/23/EEC and the EMC Directive 89/336/EEC (modified by 93/68/EEC).

Irvine, CA, May 9, 2002


This page was left intentionally blank.

## NOTE FOR SYSTEMS WITH 1260-OPT 01T

The "Module-Specific Syntax" section of this manual shows the command syntax for the 1260-01S Smart Card. If you are using the newer 1260-01T Smart Card, the commands will NOT work as shown.

Consult the 1260-01T Manual for a description of the commands which may be used with the 126001T Smart Card.

The channel numbers described in this manual are valid for the 1260-01T. The channel numbers continue to be used for the 1260-01T.

The syntax of the commands which use channel numbers has changed for those cards controlled by the 1260-01T.

The new syntax used to close a channel is:
CLOSE (@ <module address> ( <channel> ) )
For example, with for a relay module whose <module address> is set to 7, closing <channel> 0 is performed with the command:

CLOSE (@ 7 (0))
Using the older 1260-01S, the command would be (as shown in this manual):
CLOSE 7.0
Many other command syntax differences exist. Please consult chapter 2 of the 1260-01T manual for a description of the commands which are available for the 1260-01T.

## Communicating with a 1260-14 in Register-Based Mode with a 1260-01T

The 1260-14 modules are programmed using two basic operations. An 8-bit poke operation is used to write data from the slot 0 controller over the VXIbus backplane to a control register on the switch module. An 8-bit peek operation is used to read data from the status or identification register on the digital I/O module.

The 8-bit peeks and pokes are performed using an A24 address. The A24 address of each of the registers are based on the A24 address assigned by the Resource Manager to the 1260-01T and the module address of the 1260-14 module. This is described in the next section.

## Calculating the Base VXI A24 Address of the 1260-14 Registers

The first step in communicating with the $1260-14$ is determining the base A24 address for the $1260-14$ module. This is computed using:

- The VXI A24 Address assigned to the 1260-01T by the Resource Manager
- The module address assigned to the 1260-14 module using a DIP switch

The 1260-14 modules are programmed using two basic operations. An 8 -bit poke operation is used to write data from the slot 0 controller over the VXIbus backplane to a control register on the switch module. An 8-bit peek operation is used to read data from the status or identification register on the digital I/O module.

At system start-up, the Option-01T requests a block of memory to be allocated from the Resource Manager. This block of memory is placed in the VXI backplane A24 address space. The Resource Manager determines the base address of the block of memory, and writes this offset to the Option01T's VXI Offset register.

This offset is used as the base address for writing to and reading from the relay modules. For example, suppose the address 204000 (hexadecimal) is assigned by the Resource Manager to the Option-01T.

Once the base address of the Option-01T has been computed, this address is used to calculate the address of each of the 1260 series switch modules. The address for each module is based on the module's address setting. The module address is selected by setting a DIP switch on the module, as described in the "Module Address Switches" section in Chapter 1 of 1260-01T manual.

The module address may be any number between 1 and 12 . The base address for any relay module is calculated as:
<Base Address> = <Option-01T Base Address> + (<Module Address> * 1024) + 1

For example, if the <Option-01T Base Address> is 204000 (hex), the modules with the addresses 1 through 12 would have the base addresses as shown in the following table.

| Module Address | Base A24 Address for Module (Hex) |
| :---: | :---: |
| 1 | 204401 |
| 2 | 204801 |
| 3 | $204 \mathrm{C01}$ |
| 4 | 205001 |
| 5 | 205401 |
| 6 | 205801 |
| 7 | 205 C 01 |
| 8 | 206001 |
| 9 | 206401 |
| 10 | 206801 |
| 11 | 206 C 01 |
| 12 | 207001 |

If the base address of the Option-01T is 200000 (hex), then module address 1 would begin at A24 address 200401, module 2 would begin at 200801, and so on.

## 1260-14 Register Description

The 1260-14 register map is shown in the table below. The <Base Address> is computed as shown in the preceding section.

| Offset from <Base Address> <br> $(H e x)$ | Description |
| :---: | :--- |
| 0 | Data Register for Channels 1-8 |
| 2 | Data Register for Channels 9-16 |
| 4 | Data Register for Channels 17-24 |
| 6 | Data Register for Channels 25-32 |
| 8 | Data Register for Channels 33-40 |
| A | Data Register for Channels 41-48 |
| C | Data Register for Channels 49-56 |
| E | Data Register for Channels 57-64 |
| 10 | Data Register for Channels 64-72 |
| 12 | Data Register for Channels 73-80 |
| 14 | Data Register for Channels 81-88 |
| 16 | Data Register for Channels 89-96 |
| 18 | Enable Control Register \#1 |
| 1 A | Enable Control Register \#2 |

So, for example, a 1260-14 with a module address of 2 would have a base address of $204801_{16}$, and the data register for channels 89 through 96 would be at $\left(204801_{16}+16_{16}=204817_{16}\right)$

Each of the data registers controls 8 channels as an 8 -bit port. Data written to the port will be output on the corresponding 8 channels. Data read from the port reflects the present state of the data on the corresponding 8 channels.

The least significant bit of the port is output to the lowest numbered channel. For example, the following shows the corresponding bit-to-channel assignment for channels 25 through 32.

Channel 25 Bit 0, LSB
Channel 26 Bit 1
Channel 27 Bit 2
Channel 28 Bit 3
Channel 29 Bit 4
Channel $30 \quad$ Bit 5
Channel $31 \quad$ Bit 6
Channel $32 \quad$ Bit 7 (MSB)
So, by writing the value 25 decimal (= 19 hexadecimal = 00011001 binary), we set channels 29, 28 , and 25 high and the remaining channels low.

Each of the ports of the 1260-14 must be enabled for written data to appear on the output pins. Data may be written to the ports without enabling the port, but the data will not be driven on the output pins until the port is enabled.

The register at offset 18 (hex) from the <Base Address> controls the first 8 ports comprising 64 digital output lines. The register at offset 1A (hex) from the <Base Address> controls the next 4 ports, comprising the highest 32 digital output lines. The bit assignment for these enable registers is shown below:

Enable Control Register \#1 at offset $18_{16}$ from <Base Address>:

| Bit 0 (LSB) | Enable Port $0=$ Channels $1-8$ |
| :--- | :--- |
| Bit 1 | Enable Port $1=$ Channels $9-16$ |
| Bit 2 | Enable Port $2=$ Channels $17-24$ |
| Bit 3 | Enable Port $3=$ Channels $25-32$ |
| Bit 4 | Enable Port $4=$ Channels $33-40$ |
| Bit 5 | Enable Port $5=$ Channels $41-48$ |
| Bit 6 | Enable Port $6=$ Channels $49-56$ |
| Bit 7 (MSB) | Enable Port $7=$ Channels $57-64$ |

Enable Control Register \#2 at offset $1 \mathrm{~A}_{16}$ hex from <Base Address>

| Bit 0 | Enable Port $8=$ Channels $65-72$ |
| :--- | :--- |
| Bit 1 | Enable Port $9=$ Channels $73-80$ |
| Bit 2 | Enable Port $10=$ Channels $81-88$ |
| Bit 3 | Enable Port $11=$ Channels $89-96$ |

To enable a port of 8 digital output lines, write a 1 to the corresponding bit of the control register. To disable the port, write a 0 to the corresponding bit of the control register.

For example, if the value 80 decimal ( $=50$ hexadecimal $=01010000$ binary) is written to control register \#1 at offset $18_{16}$, then channels 49 through 56 , and channels 33 through 40 will be enabled, while channels 1 through 32, 41 through 48, and 57 through 64 will be disabled.

Note that when a channel is enabled, the data written to the channel will be the same as that read from the channel (unless external circuitry prevents driving the channel high or low).

This page was left intentionally blank.

## Table of Contents

Chapter 1 ..... 1-1
MODULE SPECIFICATION ..... 1-1
General ..... 1-1
Module Specification ..... 1-2
Pin Configuration ..... 1-4
Chapter 2 ..... 2-1
INSTALLATION INSTRUCTIONS ..... 2-1
Unpacking and Inspection ..... 2-1
Reshipment Instructions ..... 2-2
Option 01 Installation ..... 2-2
Module Installation ..... 2-2
Chapter 3 ..... 3-1
MODULE SPECIFIC SYNTAX ..... 3-1
Asynchronous and Synchronous Modes of Operation ..... 3-1
Asynchronous Mode ..... 3-1
Synchronous Mode ..... 3-2
Synchronous Mode Handshaking ..... 3-3
Tri-State Control ..... 3-5
Module Specific Syntax ..... 3-6
Syntax Notations and Conventions ..... 3-6
Definition of Commands ..... 3-7
PDATAOUT command ..... 3-7
PSETUP command ..... 3-9
READ command ..... 3-9
RESET command ..... 3-12
SETUP ARM command ..... 3-13
SETUP BUSY command ..... 3-13
SETUP CLKIN command ..... 3-14
SETUP ENABLE command ..... 3-15
SETUP RD command ..... 3-16
SETUP SYNC command ..... 3-18
SETUP WR command ..... 3-19
WRITE command ..... 3-22
Synchronous Mode Example ..... 3-25
Chapter 4 ..... 4-1
OPTIONAL HARNESS ASSEMBLIES ..... 4-1

## List of Figures

Figure 1-1, 1260-14 Block Diagram ..... 1-2
Figure 1-2, 1260-14 Front Panel and Pin Configuration ..... 1-5
Figure 2-1, 1260-14 ..... 2-1
Figure 3-1, 1260-14 Input and Output Handshake Modes ..... 3-4
Figure 3-2, 1260-14 Tri-State Control ..... 3-5

## List of Tables

Table 1-1, 1260-14 Channels and Ports ......................................................................................1-4
Table 1-2, 1260-14 Pins, Signals and Descriptions...................................................................... 1-6

Table 3-1, Tri-state Control Truth Table ........................................................................................3-5

## DOCUMENT CHANGE HISTORY

| Revision | Date | Description of Change |
| :---: | :---: | :--- |
|  | $02 / 24 / 2003$ | Publication |
| A | $6 / 16 / 2014$ | Initial Release |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |

## Chapter 1

## MODULE SPECIFICATION

## General

The 1260-14 provides 96 TTL or CMOS compatible digital I/O lines in twelve groups of 8 bits each. Each group of 8 bits (hereafter referred to as a port), can be read from or written to asynchronously using the commands READ and WRITE. Additionally, up to 12 ports may be grouped together and synchronously operated using an external clock for as many as 256 consecutive operations by using the appropriate SETUP commands. The last data previously written to or read from a port may be retrieved by using the PDATAOUT command. The current state of the 1260-14 may be determined by using the PSETUP command. Refer to the individual syntax descriptions for each command, as well as the examples given later for the specifics regarding these operations.

Two handshake lines are available for the synchronous I/O mode of operation that can operate at a transfer rate of up to 1 kHz . See Page 3-2 for a description of the synchronous mode handshake.

Tri-state control is provided for each port, and may be manipulated by either hardware, software or both. The software tri-state control will force all ports to tri-state following a power-on or reset. See Page 3-4 for a description of the tri-state controls.


Figure 1-1, 1260-14 Block Diagram

## Module Specification

| User Connector | Two 50-pin IDC and two 60-pin IDC |
| :---: | :---: |
| Number of I/O Channels | 96 Channels |
| Configuration | I/O lines selected as either input or output on an 8 -bit byte basis |
| Data Rate | Static to approximately 1 kHz |
| Operating Modes | Asynchronous Synchronous |
| Input/Output | TTL or CMOS (Option 14) compatible |
| Output Voltage | TTL CMOS |
| $\mathrm{V}_{\text {out }}$ (High) | $\geq 2.4 \mathrm{~V}$ at $-15 \mathrm{~mA} \quad>3.8 \mathrm{~V}$ at 6 mA |
| $\mathrm{V}_{\text {out }}$ (Low) | $\leq 0.5 \mathrm{~V}$ at $48 \mathrm{~mA} \quad<0.4 \mathrm{~V}$ at 6 mA |

Input Voltage

$$
\begin{array}{ll}
\mathrm{V}_{\text {in }}(\text { High }) & \geq 2.0 \mathrm{~V} \geq 3.15 \mathrm{~V} \\
\mathrm{~V}_{\text {in }}(\text { Low }) & \leq 0.8 \mathrm{~V} \leq 0.9 \mathrm{~V} \\
\mathrm{~V}_{\text {in }}(\mathrm{Max}) & 5.25 \mathrm{~V} \quad 5.00 \mathrm{~V}
\end{array}
$$

Cooling Requirement

| Airflow | 1.2 liters $/ \mathrm{sec}$ |
| :--- | :--- |
| Backpressure | 0.6 mm of $\mathrm{H}_{2} \mathrm{O}$ |

Power Requirement ( $\mathrm{I}_{\mathrm{pm}}$ )
$+5 \mathrm{~V} \quad 2.38 \mathrm{~A}$ (4.78A with Option 01)
Weight $\quad 2.69 \mathrm{lbs}(1.21 \mathrm{~kg})$
2.97 lbs (1.34 kg with Option 01)

Minimum Option 01 Firmware
Revision 17.1

* An Open Collector version of the 1260-14 is also available.


## CAUTION:

Damage to the Digital I/O card or the user's equipment could occur if the user write-enables the output driver for a port that is connected to a device that is also attempting to drive the data lines.

# $\overline{\text { Pin Configuration }}$ 

The 1260-14 Digital I/O module has 96 channels, grouped as twelve 8-bit ports available at front panel connectors J1 through J4. Each port may be configured as an input or an output.

Refer to Figure 1-2 for the pin configurations of the 50 and 60-pin connectors on the front panel, and to Table 1-1 for correspondence between the physical channel assignments and the port numbers used in the command codes.

Refer to Table 1-2 for correspondence between the front panel pins and the signal names and descriptions.

Table 1-1, 1260-14 Channels and Ports

| Channel No. | Port No. | Tri-State Control |
| :---: | :---: | :---: |
| $1-8$ | 0 | EDRVR0 |
| $9-16$ | 1 | EDRVR1 |
| $17-24$ | 2 | EDRVR2 |
| $25-32$ | 3 | EDRVR3 |
| $33-40$ | 4 | EDRVR4 |
| $41-48$ | 5 | EDRVR5 |
| $49-56$ | 6 | EDRVR6 |
| $57-64$ | 7 | EDRVR7 |
| $65-72$ | 8 | EDRVR8 |
| $73-80$ | 9 | EDRVR9 |
| $81-88$ | 10 | EDRVR10 |
| $89-96$ | 11 | EDRVR11 |



Figure 1-2, 1260-14 Front Panel and Pin Configuration

Table 1-2, 1260-14 Pins, Signals and Descriptions

| J1 Pin | Row A Signal | Signal Description |
| :--- | :--- | :--- |
| 1 | CH 1 | Channel 1 I/O |
| 3 | CH 2 | Channel 2 I/O |
| 5 | CH 3 | Channel 3 I/O |
| 7 | CH 4 | Channel 4 I/O |
| . | . | . |
| . | . | . |
| . | CH 23 | . |
| 45 | CH 24 | Channel 23 I/O |
| 47 | BSY | Channel 24 I/O |
| 49 |  | BUSY Handshake output |


| J1 Pin | Row B Signal | Signal Description |
| :--- | :--- | :--- |
| 2 | GND | Channel 1 RTN |
| 4 | GND | Channel 2 RTN |
| 6 | GND | Channel 3 RTN |
| 8 | GND | Channel 4 RTN |
| . | . | . |
| . | . | . |
| . | GND | . |
| 44 | GND | Channel 22 RTN |
| 46 | GND | Channel 23 RTN |
| 48 | GND | Channel 24 RTN |
| 50 |  | BUSY Signal return |

Table 1-2, 1260-14 Pins, Signals and Descriptions (continued)

| J2 Pin | Row A Signal | Signal Description |
| :--- | :--- | :--- |
| 1 | CH25 | Channel 25 I/O |
| 3 | CH26 | Channel 26 I/O |
| 5 | CH27 | Channel 27 I/O |
| 7 | CH28 | Channel 28 I/O |
| . | . | . |
| . | . | . |
| . | CH47 | . |
| 45 | CH48 | Channel 47 I/O |
| 47 | CLKIN | Channel 48 I/O |
| 49 |  | CLKIN Handshake input |


| J2 Pin | Row B Signal | Signal Description |
| :--- | :--- | :--- |
| 2 | GND | Channel 25 RTN |
| 4 | GND | Channel 26 RTN |
| 6 | GND | Channel 27 RTN |
| 8 | GND | Channel 28 RTN |
| . | . | . |
| . | GND | . |
| . | GND | . |
| 44 | GND | Channel 46 RTN |
| 46 | GND | Channel 47 RTN |
| 48 |  | Channel 48 RTN |
| 50 |  | CLKIN Signal return |

Table 1-2, 1260-14 Pins, Signals and Descriptions (continued)

| J3 Pin | Row A Signal | Signal Description |
| :--- | :--- | :--- |
| 1 | CH49 | Channel 49 I/O |
| 3 | CH50 | Channel 50 I/O |
| 5 | CH51 | Channel 51 I/O |
| 7 | CH52 | Channel 52 I/O |
| . | . | . |
| . | . | . |
| . | . | . |
| 45 | CH71 | Channel 71 I/O |
| 47 | CH72 | Channel 72 I/O |
| 49 | EDRVR 0 | Driver Enable 0 |
| 51 | EDRVR 1 | Driver Enable 1 |
| 53 | EDRVR 2 | Driver Enable 2 |
| 55 | EDRVR 3 | Driver Enable 3 |
| 57 | EDRVR 4 | Driver Enable 4 |
| 59 | EDRVR 5 | Driver Enable 5 |


| J3 Pin | Row B Signal | Signal Description |
| :--- | :--- | :--- |
| 2 | GND | Channel 49 RTN |
| 4 | GND | Channel 50 RTN |
| 6 | GND | Channel 51 RTN |
| 8 | GND | Channel 52 RTN |
| . | . | . |
| . | . | . |
| . | . | . |
| 44 | GND | Channel 70 RTN |
| 46 | GND | Channel 71 RTN |
| 48 | GND | Channel 72 RTN |
| 50 | GND | EDRVR0 RTN |
| 52 | GND | EDRVR1 RTN |
| 54 | GND | EDRVR2 RTN |
| 56 | GND | EDRVR3 RTN |
| 58 | GND | EDRVR4 RTN |
| 60 | GND | EDRVR5 RTN |

Table 1-2, 1260-14 Pins, Signals and Descriptions (continued)

| J4 Pin | Row A Signal | Signal Description |
| :--- | :--- | :--- |
| 1 | CH73 | Channel 73 I/O |
| 3 | CH74 | Channel 74 I/O |
| 5 | CH75 | Channel 75 I/O |
| 7 | CH76 | Channel 76 I/O |
| . | . | . |
| . | . | . |
| . | . | . |
| 45 | CH95 | Channel 95 I/O |
| 47 | CH96 | Channel 96 I/O |
| 49 | EDRVR6 | Driver Enable 6 |
| 51 | EDRVR7 | Driver Enable 7 |
| 53 | EDRVR8 | Driver Enable 8 |
| 55 | EDRVR9 | Driver Enable 9 |
| 57 | EDRVR10 | Driver Enable 10 |
| 59 | EDRVR11 | Driver Enable 11 |


| J4 Pin | Row B Signal | Signal Description |
| :--- | :--- | :--- |
| 2 | GND | Channel 73 RTN |
| 4 | GND | Channel 74 RTN |
| 6 | GND | Channel 75 RTN |
| 8 | GND | Channel 76 RTN |
| . | . | . |
| . | . | . |
| . | . | . |
| 44 | GND | Channel 94 RTN |
| 46 | GND | Channel 95 RTN |
| 48 | GND | Channel 96 RTN |
| 50 | GND | EDRVR6 RTN |
| 52 | GND | EDRVR7 RTN |
| 54 | GND | EDRVR8 RTN |
| 56 | GND | EDRVR9 RTN |
| 58 | GND | EDRVR10 RTN |
| 60 | GND | EDRVR11 RTN |

This page was left intentionally blank.

## Chapter 2

## INSTALLATION INSTRUCTIONS

## Unpacking and Inspection

1. Remove the 1260-14 module and inspect it for damage. If any damage is apparent, inform the carrier immediately. Retain shipping carton and packing material for the carrier's inspection.
2. Verify that the pieces in the package you received contain the correct 1260-14 module option and the 1260-14 Users Manual. Notify Customer Support if the module appears damaged in any way. Do not attempt to install a damaged module into a VXI chassis.
3. The 1260-14 module is shipped in an anti-static bag to prevent electrostatic damage to the module. Do not remove the module from the anti-static bag unless it is in a static-controlled area.

## CAUTION:

Proper ESD handling procedures must always be used when packing, unpacking or installing any 1260 series cards. Failure to do so may cause damage to the unit.


Figure 2-1, 1260-14

## Reshipment Instructions

Option 01 Installation

Module
Installation

1. When possible, use the original packing when returning the switching module to Astronics Test Services for calibration or servicing. The original shipping carton and the instrument's plastic foam will provide the necessary support for safe reshipment.
2. If the original packing material is unavailable, place the switching module into an ESD Shielding bag and use enough packing materials to fully surround and protect the instrument.
3. Before returning the module, be sure to contact Customer Support for a Return Material Authorization (RMA) number.
4. Reship in either the original or a new shipping carton.

Installation of the Option 01 to the 1260-14 is described in the Installation section of the 1260 Series VXI Switching Cards Manual (RII P/N 980673-999).

Installation of the 1260-14 Digital I/O Module into a VXIbus mainframe, including the setting of DIP switches, is described in the Installation section of the 1260 Series VXI Switching Cards Manual. The ID byte DIP switches, SW1-5 and SW1-6, should be set OFF (RII P/N 980673-999).

## Chapter 3

## MODULE SPECIFIC SYNTAX

## Asynchronous and Synchronous Modes of Operation

Each port on the 1260-14 can operate in either an asynchronous or a synchronous mode. The number of synchronous mode ports may be modified using the SETUP SYNC command. The default after power-up or reset is for all ports to be in the asynchronous mode. The current operating mode of the ports may be determined at any time with the PSETUP command. See the syntax description of the PSETUP and SETUP SYNC commands for details and examples.

## Asynchronous Mode

The asynchronous mode allows data to be read from or written to a port in response to a READ or WRITE command. The following restrictions apply to all asynchronous operations:

Those ports defined as asynchronous cannot participate in synchronous operations.

Asynchronous commands are not allowed on any port while synchronous operations are armed and waiting for clocks.

Asynchronous WRITE commands are valid on synchronous write ports to allow the port to be preset to a starting value. Asynchronous READ commands are not allowed on synchronous read ports.

## Synchronous Mode

The synchronous mode of operation allows data to be read from or written to a port in response to a clock edge. Typically, this is done by:

1. Defining the test parameters and data via the various SETUP commands.
2. Arming the test via the SETUP <address>.ARM ON command.
3. Applying a series of TTL clock inputs to the CLKIN line until the last operation on all ports has been completed, causing the test to automatically disarm. It is also possible to manually disarm the test before it has completed all of the test vectors. This is done via the SETUP <address>.ARM OFF command.
4. Reading back the results using the PDATAOUT command.

The following restrictions apply to all synchronous operations:
Synchronous ports are always grouped together and are always the lowest numbered ports; i.e., the first synchronous port is always port 0 , and the second is always port 1 , etc.

All ports not specified as synchronous are asynchronous by default.

A port may read or write during synchronous operations, but not both.

Once a synchronous test has been set up, it must be armed before the unit will enable the handshake lines.

Synchronous operations may not be set up once the 1260-14 is armed.

There is a maximum of 256 synchronous operations (referred to as vectors) per port.

All synchronous ports are clocked simultaneously; i.e., if 5 synchronous ports are defined, the first active edge of the clock will cause the appropriate action to occur on all five ports.

Synchronous ports will support the asynchronous WRITE command, but will not support the asynchronous READ command.

Synchronous Mode Handshaking

The module has a two line handshake available for use in the synchronous mode. The first is the BUSY line which is set by the 1260-14 when it is busy processing, and the second is the CLKIN line which the user toggles to clock the next synchronous operation. The user may specify the polarity of the BUSY line and the active edge of the CLKIN line by using the appropriate SETUP command. Refer to Figure 3-1 for the timing diagrams of the input and output handshaking modes available. Both the BUSY and CLKIN lines are valid only when a synchronous operation is defined and armed.

NOTE:
Both the BUSY and the CLKIN lines are valid only when synchronous operations are defined and armed. Changes on the CLKIN line will be ignored by the 1260-14 when the card is not armed. Spurious outputs on the BUSY line should also be ignored unless the unit is armed.


Figure 3-1, 1260-14 Input and Output Handshake Modes

# Tri-State Control 

Each port on the 1260-14 may be either tri-stated or write-enabled. This may be controlled by either hardware, software or both. In hardware, each port has an Enable Driver line (EDRVR 0-11) that is tied to a logic high via an internal pull-up resistor. This allows the software to either tri-state or write-enable the port's driver when requested via the SETUP ENABLE command. The user may override this at any time and force a port to the tri-state condition by connecting a logic low to the appropriate EDRVR line. See Table 3-1 for a detailed definition of this relationship. See Figure 3-2 for a block diagram of the tri-state control mechanism.

Table 3-1, Tri-state Control Truth Table

| EDRVR State | Software <br> Enable | Port Status |
| :---: | :---: | :---: |
| High | True | Write Enabled |
| Low | True | Tri-stated |
| High | False | Tri-stated |
| Low | False | Tri-stated |



Figure 3-2, 1260-14 Tri-State Control

Module Specific Syntax

The 1260-14 Digital I/O module supports the PDATAOUT, PSETUP, READ, RESET, SETUP, and WRITE commands. The general form of the module specific syntax for the 1260-14 Digital I/O module is:
command address.parameters
where:
command is one of the 1260-14 module specific commands.
address is the module address set by SW1 on the 1260-14 (1-12).
parameters are the command specific parameters and data.

NOTE:
The address used here is not the VXIbus defined logical address of the Master. It is a designation unique to the 1260 Series and is used by the 1260 Option 01 to identify individual 1260 modules. This switch setting is a requirement since a single Option 01 can control multiple 1260 Series modules. This address corresponds to the binary value of the switch setting of SW1 on the switching module PCB, and can take on the values from 1 to 12.

The following syntax notations and conventions are used throughout the manual:

All terms in upper case letters are used directly in the command syntax, although case is not important in the actual command string sent to the Option 01.

All items in brackets ( [ ] ) are optional.
All lower case letters within greater/less than pairs ( < > ) are to be replaced by a numeric value, as specified in the syntax description.

A vertical bar ( | ) represents the "or" function, and specifies that the user must select one and only one of the items separated by bars.

All lines must be terminated by an ASCII line feed <LF>, EOI or both.

Write data may be in either decimal, hexadecimal, or binary format. Non-decimal numbers must be preceded with "H" for hex or "B" for binary.

## Definition of Commands

## PDATAOUT command

Syntax: PD[ATAOUT] <address>[.<ports>][,<address> [.<ports>],...]
<address>::= Module address of the 1260-14 (1-12)
<ports>::= One or more consecutive ports to return data from. A single port is specified as a decimal number from 0 to 11 . A group of ports is specified as two decimal numbers from 0 to 11 separated by a hyphen, (-), with the lower numbered port to the left and the higher numbered port to the right. For example, the command string PD 1.3-5 would return values for ports 3,4 and 5 .

Description: The PDATAOUT command will cause the module specified by the logical address to return the data associated with each requested port. The format of the return data is as follows:
<address>. 1260-14 DIGITAL INPUT/OUTPUT MODULE <CR><LF>
<address>. [<port>: <data>,...]<CR><LF>
<address>.END<CR><LF>
where:
<address>::= A three digit module address. (001-012)
<data>::= From 0 to 256 pieces of data in either decimal, hexadecimal or binary format.
<port>::= A 2-digit number specifying the port to associate with the data that follows.

NOTE:
There is a space following the period on each line except for the line containing the END string. This allows the user to detect when the last line of a multiple line reply has occurred by looking at the fifth character of each line to see if it is a space or an ASCII "E". This convention is true for all commands returning multiple line outputs.

Output data for the specified modules and ports are in the same order as requested in the command. Each port's data is preceded with the port number and a colon. The type and format of the data returned will depend on how the port is defined and the last operation performed on the port. This is determined as follows:

If the port is defined as a synchronous mode read port, the command will return the data from the most recent synchronous test, using the same data width and format that was specified when the test was defined. If the port has been defined as synchronous but no test has been run since the port was defined, no values are returned (e.g, "001. 07:").

If the port is defined as a synchronous mode write port, the command will return the most recent write data loaded for this port, using the same data width and format used to load the data. If no data is loaded, no values are returned (e.g., "001. 07:").

If the port is defined as an asynchronous port, the command will return the results of the most recent READ or WRITE command, using the same data width and format used in that command. If no READ or WRITE commands have been sent, no values are returned (e.g., "001. 07:").

Example:
Assume that port 0 is a synchronous mode byte-wide (8-bit) port that read in the hex values $9 f, 7 \mathrm{f}, 3 \mathrm{f}$ and 1 f during vectors 1-4 of the last synchronous test. Port 1 is a synchronous mode byte wide port that wrote out the decimal values $21,31,41$ and 51 during vectors $1-4$ during the last synchronous test. Port 2, along with port 3, is an asynchronous word-wide (16-bit) port that was last used to read a hex 7AA6. Port 4 is an asynchronous byte wide port that was last used to write a binary 10101101. The command:

PD 1.0-4
would return the following data:

1. 1260-14 DIGITAL INPUT/OUTPUT MODULE<CR> <LF>
2. 00:9F,7F,3F,1F<CR><LF>
3. 01:21,31,41,51<CR><LF>
4. 02:7AA6<CR><LF>
5. 04:10101101<CR><LF>
001.END<CR><LF>

PSETUP command
Syntax: PS[ETUP] <address>
<address>::= Module address of the 1260-14 (1-12)
Description: This command will cause the module to return the condition of all the setup variables for the 1260-14 at the specified module address. The following is a sample output from a PSETUP command for a 1260-14 at module address 1, showing the power-up default condition for the setup variables:

1. 1260-14 DIGITAL INPUT/OUTPUT MODULE
2. ENABLE
3. SYNC 0
4. BUSY POS
5. CLKIN POS
6. ARM OFF
001.END

## READ command

Syntax:

| Byte: | READ <address>.<ports>[,Y][,B\|, H] |
| :---: | :---: |
| Word: | READ <address>.<ports>,W[,B \| , H] |
| Bit: | READ <address>.<ports>, X<bit>[,X<bit>...] |
| Fast: | READ <address>.<ports>,Z,[,H] |
| <add | Module address of the 1260-14 (1-12) |

<ports>::= One or more consecutive ports to read from. A single port is specified as a decimal number from 0 to 11 . A group of ports is specified as two decimal numbers from 0 to 11 separated by a hyphen, (-), with the least significant port to the right and the most significant port to the left. For example, the command READ 1.3-5, Y would return values for ports 3,4 and 5.
<bit>::= The individual bit number (0-7) to read in the bit
mode. The user may specify multiple bits by separating each $X<$ bit> with commas. Bit 0 is the LSB and bit 7 the MSB.

A "B" specifies that the output format for the data is binary. Note that this format is unavailable in the fast byte mode to keep the output on a single 80-character line.

An " H " specifies that the output format for the data is hexadecimal.
A "Y" causes a byte-wide (8-bit) read of the port. This is the default if no width is specified. See Example 1 above for a sample of a byte-wide READ command.

A "W" causes a word-wide (16-bit) read of a pair of ports. Wordwide operations are specified on even-numbered ports only, and read the least significant 8 bits from the even port and the most significant 8 bits from the following odd-numbered port.

Description: This command performs an asynchronous read from a single port or a group of consecutive ports. No handshaking is required for this operation. This command will only read those ports defined as asynchronous ports. It will not read from a synchronous port. A read from a write-enabled port will return the value that the port is currently driving. As soon as the command is received, an immediate read of the specified port(s) occurs. The data for each requested port is sent to the user in the order of lowest to highest port, and with the exception of the fast mode, data is returned in a form identical to that of a PDATAOUT.

Read operations may be performed as either a bit, byte or word wide operation, with byte-wide being the default. In addition, on firmware revisions 18.1 and beyond, there is a byte-wide fast output mode available that reduces the output string size, significantly cutting down on the data transfer time from the 1260 Option 01 to the Slot 0 controller. Data is formatted in either decimal, hexadecimal or binary with the default being decimal. The width and format of the output are specified as follows:

## Example 1:

Assume that ports 5-11 are defined as asynchronous and are tristated, port 5 is sensing a 23, port 6 is sensing a 0 , port 7 is sensing 127 and the user sends the following command:

READ 1.5-7, Y

The user would read back:

1. 1260-14 DIGITAL INPUT/OUTPUT MODULE<CR>

<LF><br>001. 05 : $23<$ CR><LF><br>001. 06: 0<CR><LF><br>001. 07: 127<CR><LF><br>001.END<CR><LF>

## Example 2:

Assume that all ports are defined as asynchronous and are tristated, port 0 is sensing a hex 1e, port 1 is sensing a hex c7, port 2 is sensing a hex d3, port 3 is sensing a hex a0 and the user sends the following command:

READ 1.0-2,W,H
The user would read back:

1. 1260-14 DIGITAL INPUT/OUTPUT

MODULE<CR><LF>

1. 00: C71E<CR><LF>
2. 02: A0D3<CR><LF>
001.END<CR><LF>

An "X" causes a bit-wide read of the port. Any combination of the 8 bits from X0-X7 may be read simultaneously. The output will contain the status of each bit in binary format and in the same order as specified in the command.

## Example 3:

Assume that ports 7-11 are defined as asynchronous and are tristated, port 7 is sensing a binary 10001010, port 8 is sensing a 01111101, and the user sends the following command:

READ 1.7-8, X7,X3,X1,X0
The user would read back:

1. 1260-14 DIGITAL INPUT/OUTPUT

MODULE<CR><LF>

1. 07: $1110<C R><L F>$
2. 08: 0101<CR><LF>
001.END<CR><LF>

A "Z" causes a byte-wide (8 bit) read of the port, but instead of using the PDATAOUT format for returning the data, it uses a shorter single line output to reduce the amount of time needed to transfer the read data. It is identical to the standard byte width
read with the exception that binary formatting is not available, and the output contains no header line, END line, module address or port numbers. All the output line contains is the port data separated by commas. Data is returned in least significant port to most significant port order. This type of read is only available on firmware revisions 18.1 or later.

## Example 4:

Assume that ports 5-11 are defined as asynchronous and are tristated, port 5 is sensing a hex 7 f , port 6 is sensing a hex 01 , port 7 is sensing a hex c3 and the user sends the following command:

READ 1.5-7,Z,H
The user would read back:

```
7F,01,C3<CR><LF>
```


## RESET command

Syntax: RES[ET]
Description: The RESET command resets the 1260-14 card to the power-up state. Specifically, the following attributes are programmed after the RESET command is executed:

| BUSY Polarity | Positive |
| :--- | :--- |
| CLKIN Polarity | Positive |
| Synchronous Ports | None (SYNC 0) |
| Arm | Off |
| All Ports | Tri-stated |

## SETUP ARM command

Syntax: $\quad$ SE[TUP] <address>.AR[M],ON | OFF
<address>::= Module address of the 1260-14 (1-12)
Description: This command is used to arm and disarm the synchronous handshake mode. Setup data may only be modified while ARM is OFF. Synchronous data transfers may only take place when ARM is ON. Once the card is armed, any attempts to send a setup command other than a SETUP <address>.ARM,OFF will cause an error.

The completion of the last synchronous READ/WRITE operation in a test automatically sets the ARM mode to OFF. The CLKIN signal used to cause data transfers is ignored as long as ARM is OFF.

Each time the ARM is set to ON, synchronous READ/WRITE operations restart at the first location in the port's buffer. This means that if the user sets up a port to output five data items, resetting the ARM causes the first data item to be transferred at the next occurrence of the CLKIN signal. This is regardless of where in the buffer the test had been when the ARM was set to OFF. PDATAOUT commands are not recognized until ARM is OFF. The default power-up condition of ARM is OFF.

## Example:

This command sets ARM mode to ON within the module at address 1.

SETUP 1.ARM,ON

## SETUP BUSY <br> command

Syntax: $\quad$ SE[TUP] <address>.BU[SY],POS | NEG
<address>::= Module address of the 1260-14 (1-12)
Description: This command defines the polarity of the BUSY handshake line. Setting the polarity to POS causes the BUSY line to be set HIGH when the 1260-14 is busy processing during synchronous operation. Setting the polarity to NEG causes the BUSY line to be set LOW when the module is busy. The default power-up condition is POS.

NOTE:
The BUSY line is only valid when synchronous operations are defined and armed. Spurious signals at other times should be ignored by the user.

## Example:

This command sets the polarity of the BUSY signal to negative within the module at address 2.

SETUP 2.BUSY,NEG

SETUP CLKIN command

Syntax: $\quad$ SE[TUP] <address>.CL[KIN],POS | NEG
<address>::= Module address of the 1260-14 (1-12)
Description: This command defines the active edge of the CLKIN handshake signal. Setting CLKIN to POS causes the module to trigger on the positive (or rising) edge of the CLKIN signal. Setting the polarity to NEG causes the module to trigger on the negative (or falling) edge of the CLKIN signal. The default power-up condition is POS.

## NOTE:

The CLKIN line is only monitored when synchronous operations are defined and armed. Spurious signals at other times will be ignored.

## Example:

This command sets the active edge of the CLKIN signal to negative within the module at address 3 .

SETUP 3.CLKIN, NEG

# SETUP ENABLE command 

Syntax: SE[TUP] <address>.EN[ABLE][,<ports>,<ports>,...]
<address>::= Module address of the 1260-14 (1-12)
<ports>::= One or more consecutive ports to write to. A single port is specified as a decimal number from 0 to 11. A group of ports is specified as two decimal numbers from 0 to 11 separated by a hyphen, (-), with the lower numbered port to the left and the higher numbered port to the right. For example, the command SE 1.EN,3-5 would write-enable ports 3,4 and 5.

Description: This command write-enables the driver for each port specified. All remaining drivers are tri-stated. When a port is write-enabled, it is actively driving the last value written to the port. If no values have been written to the port, all bits on the port will be actively driving a low.

## CAUTION:

Damage to the Digital I/O card or the user's equipment could occur if the user write-enables the output driver for a port that is connected to a device that is also attempting to drive the data lines.

A port may be read while it is write-enabled and will return the current value that the port is driving. A port may be written to when tri-stated, but the value will not become present on the port until after it is write-enabled. It is the user's responsibility to correctly tri-state or write-enable the appropriate ports prior to synchronous operations.

Example:
The command:
SETUP 1.ENABLE,1,4-6,11
would cause ports 1, 4, 5, 6 and 11 to start actively driving values and would tri-state all the remaining ports.

## SETUP RD command

Syntax: Byte: SE[TUP] <address>.RD,<port>[,Y][,B | ,H], <vectors><br>Word: SE[TUP] <address>.RD,<port>,W[,B | ,H], <vectors><br>Bit: SE[TUP] <address>.RD,<port>,X<bit> [,X<bit>...],<vectors><br><address>::= Module address of the 1260-14 (1-12)<br><port>::= Synchronous port number that is being defined (0-11)<br><vectors>::= The number of synchronous reads to perform (0-256)<br><bit>::= Bit number to be read in the bit mode (0-7)

Description: This command sets up a synchronous port to perform a buffered read operation and clears that port's buffer of any previous values. Once a synchronous test is armed, data is clocked into the port by each active edge of CLKIN and the results stored in a buffer for up to a maximum of 256 vectors. A vector count of 0 implies that the port is to do nothing during this test. Once a test has been defined for a synchronous port, the test may be started and stopped at any time using the SETUP ARM ON/OFF commands. It should be noted that it is the user's responsibility to ensure that the appropriate ports are tri-stated before starting the synchronous test.

After the final data transfer has occurred for all synchronous ports, the ARM is automatically disabled, allowing the user to retrieve the buffered data via the PDATAOUT command. This is also allowed after a synchronous test is disarmed manually via the SETUP ARM OFF command.

## Example 1:

Assume that ports 0 and 1 are defined as synchronous and the user sends the following commands:

SETUP 1.RD 0,Y,H,10
SETUP 1.RD 1,22
During the next synchronous test, port 0 would read 10 vectors worth of byte-wide information and store it in hexadecimal format. Port 1 would read 22 vectors of byte-wide information and store it in decimal format.

Read operations may be performed as either bit, byte or word
width operations, with byte width being the default. Data will be formatted in either decimal, hexadecimal or binary, with the default being decimal. The width and format of the output are specified as follows:
$A$ " $B$ " specifies that the output format for the data is binary.
An " H " specifies that the output format for the data is hexadecimal.
A "Y" specifies a byte-wide (8-bit) read of the port. If the port was previously read using a word width, the data associated with the companion port is cleared, and the port will be disabled in future synchronous operations until redefined. This is the default if no width is specified. See Example 1 above for a sample of a bytewide synchronous read setup.

A "W" specifies a word-wide (16 bits) read of a pair of ports. Word-wide operations are specified on even-numbered ports only, and read the least significant 8 bits from the even port and the most significant 8 bits from the following odd-numbered port. Word-sized operations may not be mixed with bit or byte operations in either the even or odd port. If either the even or the odd port is redefined as a byte-wide or a bit-wide port, the matching odd or even companion port is disabled and should be redefined before the next test.

Example 2:
Assume that ports 0-3 are synchronous ports, ports 2 and 3 were previously defined as synchronous word-wide read ports and the user sends the following commands:

SETUP 1.RD 0,W,5
SETUP 1.RD 2,Y,7
The first command would cause the module to perform a wordwide read of five vectors worth of data from ports 0 and 1 during the next synchronous test. The second command would cause a byte-wide read of 7 vectors worth of data from port 2 during the next synchronous test, and would disable port 3 from participating in subsequent tests until redefined.
An " X " specifies a bit-wide read of the port. Any combination of the 8 bits from $\mathrm{X0} 0 \times 7$ may be specified, but only the selected bits are stored when the user runs the synchronous test. The buffer will contain the status of the bits requested at each vector in the same order as specified in the command. If the port was previously read using a word width, the data associated with the companion port will be cleared, and the port will be disabled in future synchronous operations until redefined.

Example 3:

Assume that port 0 is a synchronous port and the user sends the following command:

SETUP 1.RD 0,X5, X7, X1, 10
This command would cause the module to perform a bit-wide read of bits 5,7 and 1 for ten vector on port 0 during the next synchronous test.

## SETUP SYNC command

Syntax: SE[TUP] <address> .SY[NC],<number of ports>
<address>::= Module address of the 1260-14 (1-12)
<number of ports>::= Number of ports to make synchronous (012)

Description: This command specifies the number of ports that will have the synchronous mode enabled. Note that the user may not specify which ports are synchronous and which are asynchronous. Instead, the synchronous ports are always grouped together starting at port 0; i.e., the first synchronous port is always port 0 ; the second is always port 1 , etc.

Example:
Assume the user sends the following command:

## SETUP 1.SYNC,5

This would cause the digital I/O card with the module address of 1 to define the 5 ports from port 0 to port 4 as synchronous ports. The remaining 7 ports from port 5 to port 11 would become asynchronous.

On power-up, the synchronous mode is disabled for all ports. When the SYNC command is given, those ports that change configuration from asynchronous to synchronous, or vice versa, are re-initialized. This causes any old format, mode, or read/write data to be removed. Consequently, all new synchronous ports should be programmed with a SETUP <address>.RD or SETUP <address>.WR command before they are used in synchronous operations.

Only those ports defined as synchronous may perform data transfers utilizing the CLKIN and BUSY handshake lines.

The asynchronous WRITE command will work normally on a synchronous port, but the READ command will not. This allows the user to preset the value of the port prior to the beginning synchronous operations. Note that this may only be done while
the synchronous mode is not armed.

## SETUP WR command

Syntax: Byte: SE[TUP] <address>.WR,<port>[,Y][, <byte>,...,<byte>]<br>Word: SE[TUP] <address>.WR,<port>[,W][, <word>,..., <word>]<br>Bit: SE[TUP] <address>.WR,<port>[,X][, <bits>;...;<bits>]<br><address>::= Module address of the 1260-14 (1-12)<br><port>::= Synchronous port number that is being defined (011)

<byte>::= An 8-bit value specified as either decimal format (0255), hexadecimal format (HO-HFF) or binary format (B0B11111111). Note that the " H " is required in front of hex values and the " B " is required in front of binary values.
<word>::= A 16-bit value specified in either decimal format ( $0-$ 65535), hexadecimal format (HO-HFFFF) or binary format (BOB11111111111111111). Note that the " H " is required in front of hex values and the " B " is required in front of binary values.
<bits>::= Specifies up to eight single bit transitions in the form $\mathrm{Lx}|\mathrm{Hx}, \ldots \mathrm{Lx}| \mathrm{Hx}$ where x specifies which bit number to write high ( Hx ) or low ( Lx ), and $x$ may take the values from 0-7. For example, SETUP 5.WR 1,X,L1,L3;H0,H1 would cause bits 1 and 3 in port 1 to go low in vector 1 followed by bits 0 and 1 going high in vector 2.

Description: This command sets up a single synchronous port to perform a buffered write operation. Up to 256 data vectors can be set up ahead of time in the port's buffer. Once a synchronous test is armed, data from the buffer is clocked out of the port by each active edge of CLKIN until either the last data item for each synchronous port has been clocked, automatically disarming the test, or the user disarms the test manually using the SETUP ARM,OFF command. The last value on the port will remain there until either another synchronous test is run, the user performs an asynchronous WRITE on the port or the user resets the module. It should be noted that it is the user's responsibility to ensure that the appropriate ports are write-enabled before starting the synchronous test.

Write commands may be specified as either bit, byte or word-wide operations. When a width change is requested by using either the "W", "X" or "Y" width designator, the port's buffer is cleared of all previous data and the new data is loaded starting at vector 1 . If there is no width designator, the port remains in its current mode,
and the new data is appended to the existing data in the buffer for up to a maximum of 256 vectors of data. This means that multiple statements may be used to load a given port's buffer by specifying a width for the first SETUP WR statement, and not specifying a width for subsequent statements.

## Example 1:

Assume the user sends the following three statements to the module:

SETUP 1.WR 0,Y,7,15,23
SETUP 1.WR 0,255
SETUP 1.WR 0,100
The first SETUP statement would set up port 0 to perform bytewide operations and would clear the port 0 buffer of any previous values. It would then load a 7 in vector 1, a 15 in vector 2 and a 23 in vector 3. The second SETUP statement would leave the buffer intact, and would load a 255 in vector 4 . The final SETUP statement would load a 100 in vector 5 . Once the test was armed, port 0 would be actively driving a 7 after the first clock, a 15 after the second, etc. and would end the test driving a 100.

The data that is loaded in the buffer remains there until either the port is re-initialized by a SETUP WR or a WRITE command, the port is redefined to be a read port, the port is redefined to be an asynchronous port, or the unit is reset. This means that it is possible to arm and run a test multiple times without having to reload the write data.

Bit, byte and word-wide operations cannot be mixed in a port. Only one width may be active at a time and is specified as follows:

A "Y" specifies a byte-wide (8-bit) write to a port. If the port was previously defined using a word width, the data associated with the companion port will be cleared, and the port will be disabled in future synchronous operations until redefined. When a port is first defined as synchronous, it defaults to byte-wide operations, so it is only necessary to specify a byte width if the user is changing from a different width, or wishes to clear the buffer. See Example 1 above for a sample of a byte-wide synchronous write setup.

A "W" specifies a word-wide (16-bit) write to a pair of ports. Wordwide operations are specified on even-numbered ports only, and place the least significant 8 bits in the even port and the most significant 8 bits in the following odd-numbered port. Word sized operations may not be mixed with bit or byte operations in either the even or odd port. If either the even or the odd port is redefined as a byte-wide or a bit-wide port, both ports will have their buffers cleared and the matching odd or even companion port will be disabled in future synchronous operations until redefined.

## Example 2:

Assume that ports 0-3 are synchronous ports, ports 2 and 3 were previously defined as synchronous word-wide write ports, and the user sends the following commands:

```
SETUP 1.WR 0,W,H5F01,H6F02,H7F03
SETUP 1.WR 2,Y,16,8,4,2,1
```

The first command would clear the buffers for ports 0 and 1, and would cause the module to perform a word-wide write of three vectors to ports 0 and 1 during the next synchronous test, finishing the test with the value of hex 03 in port 0 and hex 7 F in port 1. The second command would clear the buffers for ports 2 and 3 and would cause a byte-wide write of five vectors to port 2 during the next synchronous test, finishing the test with a value of 1 in port 2. Port 3 would be disabled from participating in subsequent tests until redefined.

An "X" specifies a bit-wide write to a port. Any of the 8 bits from 07 may be set to 0 (Low) or 1 (High) by using the form Lx or Hx, where x is the bit to modify. Multiple bits may be modified by separating the bit transitions with commas. Multiple vectors may be set up by separating the changes for each vector with semicolons. Bits that are not modified remain in their previous states. If the port was previously defined using a word width, the data associated with the companion port will be cleared, and the port will be disabled in future synchronous operations until redefined.

## Example 3:

Assume the user sends the following two statements to the module and the current value of port 0 is a binary 00000000 :

SETUP 1.WR 0,X,H3;H1,L3;H5,H7
SETUP 1.WR 0,L1,L7

The first SETUP statement will first clear the buffer for port 0 , then specify that bit 3 will go high in vector 1, bit 1 will go high and bit 3 will go low in vector 2 , and bits 5 and 7 will go high in vector 3 . The second SETUP statement will leave the buffer intact and will specify that in vector 4 , bits 1 and 7 will go low. Once the test is armed, port 0 would be actively driving a binary 00001000 after the first clock, a 00000010 after the second, a 10100010 after the third and a 00100000 after the last clock.

## WRITE command

Syntax:

Word:

Bit: WR[ITE] <address>.<ports>[,X][,<bits>;.....;<bits>]
<address>::= Module address of the 1260-14 (1-12)
<ports>::= One or more consecutive ports to write to. A single port is specified as a decimal number from 0 to 11. A group of ports is specified as two decimal numbers from 0 to 11 separated by a hyphen, (-), with the least significant port to the right and the most significant port to the left. For example, the command WR $1.3-5, Y, 0,1,2$ would write a 0 in port 3 , a one in port 4 and a 2 in port 5. Data may be specified in decimal, hexadecimal or binary.
<byte>::= An 8-bit value specified as either decimal format (0255), hexadecimal format (H0-HFF) or binary format (B0B11111111). Note that the " H " is required in front of hex values and the " B " is required in front of binary values.
<word>::= A 16-bit value specified in either decimal format ( $0-$ 65535), hexadecimal format (HO-HFFFF) or binary format (BOB1111111111111111). Note that the " H " is required in front of hex values and the " B " is required in front of binary values.
<bits>::= Specifies up to eight single bit transitions in the form $\mathrm{Lx}|\mathrm{Hx}, \ldots \mathrm{Lx}| \mathrm{Hx}$ where x specifies which bit number to write high ( Hx ) or low (Lx), and $x$ may take the values from 0-7. For example, WR 1.1-2,X,L1,L3;H0,H1 would cause bits 1 and 3 to go low in port 1 and bits 0 and 1 to go high in port 2.

Description: This command performs an asynchronous write to a single port or a group of consecutive ports. No handshaking is required for this operation. The command is primarily used to write to asynchronous ports, but may be used to preset synchronous ports to a known value before starting synchronous operations.

## NOTE:

Care should be used not to change the width when writing to a synchronous port if the port has already had its width defined and data loaded into the buffer. In this case, the user should not specify a width, and should format the WRITE data in the same size that the synchronous port was defined at. Failure to do so will cause the port to change its width designation, and will clear the data in the buffer.

As soon as the command is received, an immediate write to the specified ports occurs. A port may be written to when tri-stated, but the value will not become present on the port until after it is write-enabled. The data is written one data item per port, and the number of ports must match the number of data items. The first data item corresponds to the lowest significant port and the last data item corresponds to the highest significant port.

## Example 1:

Assume that ports 5-11 are defined as asynchronous and the user sends the following command:

WR 1.5-7,Y,23,0,127
At the end of command execution, port 5 would be actively driving a 23 , port 6 would be driving 0 and port 7 would be driving 127 .

Write operations may be performed as either a bit, byte or wordwide operation. If no width is specified, it remains unchanged from its previous setting, and the data must be specified in the same form as used in the most recent WRITE or SETUP WR statement for each port. If no width has ever been specified, the default is byte-wide. Bit, byte and word-wide operations cannot be mixed in a port. Only one width is active at a time and is specified as follows:

A " Y " causes a byte-wide (8-bit) write to the ports. When writing to a synchronous port that was previously defined or written to using a word width, the data buffer associated with the companion port will be cleared and the port will be disabled in future synchronous operations until it is redefined. When a port is first defined as synchronous or asynchronous, it defaults to byte-wide operations, so it is only necessary to specify the byte width if the user is changing from a different width, or wishes to clear the synchronous write buffer. See Example 1 above for a sample of a byte-wide asynchronous write.

A "W" causes a word-wide (16-bit) write to pairs of ports. Wordwide operations are specified on even-numbered ports only, and place the least significant 8 bits in the even-numbered port and the most significant 8 bits in the following odd-numbered port. Wordwide operations may not be mixed with bit or byte-wide operations in either the even or odd port.

## Example 2:

Assume that ports 5-11 are defined as asynchronous and the user sends the following command:

## WR 1.8,W,H23A7

At the end of command execution, port 8 would be actively driving a hex 23 and port 9 would be driving hex A7.

An "X" specifies a bit-wide write to the ports. Any of the 8 bits within a port may be set to 0 (Low) or 1 (High) by using the form Lx or Hx , where x is the bit ( $0-7$ ) to modify within the byte. Multiple bits within a port may be modified by separating the bit transitions with commas. Multiple ports may be modified by separating the changes for each port with semicolons. Bits that are not modified, remain in their previous states. When writing to a synchronous port that was previously defined or written to using a word width, the data buffer associated with the companion port will be cleared and the port will be disabled in future synchronous operations until it is redefined.

## Example 3:

Assume that all ports are asynchronous, the current value of port 0 and port 1 is a binary 00000000, and the user sends the following statements to the module:

> WR 1.0-1,X,H3;H1,H7
> WR 1.0-1,L3,H5;L1,H6

After the execution of the first command, port 0 would be actively driving a binary 00001000 and port 1 would be driving a 10000010. After the second command, port 0 would be driving a 00100000 and port 2 would be driving a 11000000 . Note that in the second command, there was no width specified since it was not required.

# Synchronous Mode Example 

The following is an example of an 8-vector synchronous read/write operation using a 1260-14 at address 1 :

1. $S E 1 . S Y, 2<C R><L F>$
2. SE 1.RD $0,8<C R><L F>$

Sets up ports 0 and 1 for SYNC mode; ports 2-11 will be in ASYNC mode.

Tells the module to read data into first eight buffer locations of port 0 when clocked.
3. SE 1.WR $1, Y, 1,2,3,4<C R><L F>$ Sets port 1 into the byte mode and loads write data into its first four buffer locations.
4. SE 1.WR $1,5,6,7,8<C R><L F>$
5. WR $1.1,0<C R><L F>$
6. SE $1 . E N, 1<C R><L F>\quad$ Write enables port 1.

Now the 1260-14 has write data in the first eight buffer locations for port 1.
7. SE 1.AR, ON<CR><LF> Enable SYNC handshake of READ/WRITE.

Eight handshakes occur using the CLKIN and BUSY lines, with each one causing a READ/WRITE to/from ports $0 / 1$ for the eight programmed buffer locations. The eighth clock input causes the 1260-14 to disarm and stops all handshaking until the unit is rearmed.
8. PD $1.0<C R><L F>\quad \begin{aligned} & \text { Reads the data from the } \\ & 1260-14 .\end{aligned}$

Repeat Steps 3-8 to reprogram and run using a new set of WRITE data, or repeat Steps 5, 7 and 8 to re-execute the same test.

This page was left intentionally blank.

## Chapter 4

## OPTIONAL HARNESS ASSEMBLIES

The following harness assemblies are used to connect 1260-14 to Freedom Series Test Receiver Interfaces.

Each harness documentation consists of an assembly drawing, parts list, system wire list and wire list.

407272 Virginia Panel, Inc. Series VP90 Interface Harness
407273 TTI Testron, Inc. Interface Harness
For more information on complete line of Test Receivers Interface solution, contact your Sales Representative.

This page was left intentionally blank.


ENGINEERING PARTS LIST


## ENGINEERING PARTS LIST

| WIRE | FROM | TO | TYPE | PART \# | WIRE LEN | REFERENCE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \text { BLK AA } \\ & (\mathrm{J} 100) \end{aligned}$ | $\begin{aligned} & \text { Uxx-SLOT yy } \\ & (\mathrm{J} 1, \mathrm{~J} 2) \end{aligned}$ | CABLE | 407272 |  | SYSTEM WIRE LIST |
|  | $\begin{aligned} & \text { BLK AA } \\ & (\mathrm{J101}) \end{aligned}$ | $\begin{array}{\|l} \begin{array}{l} \text { Uxx-SLOT yy } \\ (\mathrm{J} 2, \mathrm{~J} 3) \end{array} \\ \hline \end{array}$ | CABLE | 407272 |  |  |
|  | $\begin{array}{\|l} \text { BLK AA } \\ (J 102) \end{array}$ | $\begin{aligned} & \text { Uxx-SLOT yy } \\ & \text { (J4) } \end{aligned}$ | CABLE | 407272 |  |  |

This system wirelist serves as a template for incorporating this harness assembly into the overall system wirelist. It does not in any way affect the fabrication of this harness assembly.

|  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DOCUMENT TI'LE | SIZE. | CODE NO | DOCUMENT NO. | REV |  |
| HARNESS ASSY, 1260-14,VP90 | A | 21793 | 407272 | B |  |
|  | DRN | SHEET 3 of 9 |  |  |  |

ENGINEERING WIRE LIST


ENGINEERING WIRE LIST


ENGINEERING WIRE LIST


ENGINEERING WIRE LIST


ENGINEERING WIRE LIST


ENGINEERING WIRE LIST

| WIRE | FROM | TO | TYPE | PART \# | WIRE LEN | REFERENCE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & 243 \\ & 244 \end{aligned}$ | $\left\lvert\, \begin{aligned} & \mathrm{J} 102-39 \\ & \mathrm{~J} 102-7 \end{aligned}\right.$ | $\begin{aligned} & \mathrm{J} 4-51 \\ & \mathrm{J4}-52 \end{aligned}$ | $\begin{aligned} & \mathrm{BLU} \\ & \mathrm{TAN} \end{aligned}$ | $\begin{aligned} & 407256 \\ & 407256 \end{aligned}$ | $\begin{aligned} & 41.5^{\prime \prime} \\ & 41.5^{\prime \prime} \end{aligned}$ | EDRVR 07IVEXT 08 EDRVR 07IVEXT 08 RTN |
| $\begin{aligned} & 245 \\ & 246 \end{aligned}$ | $\left\lvert\, \begin{aligned} & \mathrm{J} 102-38 \\ & \mathrm{~J} 102-6 \end{aligned}\right.$ | $\begin{array}{\|l\|l\|l\|} \hline J 4-53 \\ J 4-54 \end{array}$ | $\begin{array}{\|l} \text { VIO } \\ \text { TAN } \end{array}$ | $\begin{aligned} & 407256 \\ & 407256 \end{aligned}$ | $\begin{aligned} & \hline 41.5^{\prime \prime} \\ & 41.5^{\prime \prime} \end{aligned}$ | EDRVR 08/VEXT 09 EDRVR 08/VEXT 09 RTN |
| $\begin{aligned} & 247 \\ & 248 \end{aligned}$ | $\begin{array}{\|l} \mathrm{J} 102-37 \\ \mathrm{~J} 102-5 \end{array}$ | $\begin{aligned} & \mathrm{J4}-55 \\ & \mathrm{J4}-56 \end{aligned}$ | GRY | $\begin{aligned} & 407256 \\ & 407256 \end{aligned}$ | $\begin{aligned} & 41.5^{\prime \prime} \\ & 41.5^{\prime \prime} \end{aligned}$ | EDRVR 09/VEXT 10 <br> EDRVR 09/VEXT 10 RTN |
| $\begin{aligned} & 249 \\ & 250 \end{aligned}$ | $\begin{array}{\|l} \mathrm{J} 102-36 \\ \mathrm{~J} 1024 \end{array}$ | $\left\lvert\, \begin{aligned} & \mathrm{J} 4-57 \\ & \mathrm{J4}-58 \end{aligned}\right.$ | $\begin{aligned} & \text { WHT } \\ & \text { TAN } \end{aligned}$ | $\begin{aligned} & 407256 \\ & 407256 \end{aligned}$ | $\begin{aligned} & \hline 41.5^{\prime \prime} \\ & 41.5^{\prime \prime} \end{aligned}$ | EDRVR 10/VEXT 11 EDRVR 10/VENT 11 RTN |
| $\begin{aligned} & 251 \\ & 252 \end{aligned}$ | $\left\lvert\, \begin{aligned} & \text { J102-35 } \\ & \text { J102-3 } \end{aligned}\right.$ | $\begin{aligned} & \mathrm{J} 4-59 \\ & \mathrm{J4}-60 \end{aligned}$ | $\begin{aligned} & \mathrm{BLK} \\ & \mathrm{TAN} \end{aligned}$ | $\begin{aligned} & 407256 \\ & 407256 \end{aligned}$ | $\begin{aligned} & \hline 41.5^{\prime \prime} \\ & 41.5^{\prime \prime} \end{aligned}$ | EDRVR 11/VEXT 12 <br> EDRVR 11/VEXT 12 RTN |
| $\begin{aligned} & 253 \\ & 254 \end{aligned}$ | $\left\lvert\, \begin{aligned} & \mathrm{J} 102-34 \\ & \mathrm{~J} 102-2 \end{aligned}\right.$ | NO CONNECT NO CONNECT |  |  |  |  |
| $\begin{aligned} & 255 \\ & 256 \end{aligned}$ | $\begin{array}{\|l\|} \hline J 102-33 \\ J 102-1 \end{array}$ | NO CONNECT NO CONNECT |  |  |  |  |


|  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| DOCUMENT TI''LE | SIZE. | CODE NO | DOCUMENT NO. | REV |
| HARNESS ASSY, 1260-14,VP90 | A | 21793 | 407272 | B |
|  | DRN | SHEET 9 of 9 |  |  |



ENGINEERING PARTS LIST

| ITEM | BIN | PART NO. | DESCRIPTION | QTY | REFERENCE |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 1 |  | 407250 | CABLE ASSY, IDC, 50-COND, TTI | 2 |  |
| 2 |  | 407255 | CABLE ASSY, IDC, 60-COND, TTI | 2 |  |
| 3 |  | 610777 | TIE-CA-LKG-.062-.075 | A/R |  |
| 4 |  | 910541 | POLYURETHANE CONFORMAL COAT | A/R |  |


|  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DOCUMENT TI'L'LE | SIZE. | CODE NO | DOCUMENT NO. | REV |  |  |
| HARNESS ASSY, 1260-14,TTI | A | 21793 | 407273 | A |  |  |
|  | DRN | SHEET 2 of 8 |  |  |  |  |

ENGINEERING WIRE LIST

| WIRE | FROM | TO | TYPE | PART \# | WIRE LEN | REFERENCE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \text { BLK AAx RW OI } \\ & (\mathrm{J} 100) \end{aligned}$ | Uxx-SLOT yy \|(JI) | CABLE | 407273 |  | SYSTEM WIRE LIST |
|  | $\begin{aligned} & \text { BLK AAx RW } 02 \\ & (3101) \end{aligned}$ | $\begin{aligned} & \text { Uxx-SLOT yy } \\ & (\mathrm{J} 1) \end{aligned}$ | CABLE | 407273 |  |  |
|  | BLK AAx RW 03 (J102) | $\begin{aligned} & \text { Uxx-SLOT yy } \\ & (\mathrm{J1}) \end{aligned}$ | CABLE | 407273 |  |  |
|  | BLK AAx RW 04 <br> (J103) | Uxx-SLOT yy <br> (JI) | CABLE | 407273 |  |  |
|  | BLK AAx Rw 05 (J104) | $\begin{aligned} & \text { Uxx-S LOT yy } \\ & \text { (J1) } \end{aligned}$ | CABLE | 407273 |  |  |
|  | BLK AAx RW 06 (J105) | Uxx-S LOT yy (J2) | CABLE | 407273 |  |  |
|  | BLK AAx RW 07 (J106) | $\begin{aligned} & \text { Uxx-SLOT yy } \\ & (\mathrm{J} 2) \end{aligned}$ | CABLE | 407273 |  |  |
|  | BLK AAx RW 08 (J107) | $\begin{aligned} & \text { Uxx-SLOT yy } \\ & (\mathrm{J} 2) \end{aligned}$ | CABLE | 407273 |  |  |
|  | BLK AAx RW 09 (J108) | $\begin{aligned} & \text { Uxx-SLOT yy } \\ & (\mathrm{J} 2) \end{aligned}$ | CABLE | 407273 |  |  |
|  | BLK AAx RW 10 (J109) | $\begin{aligned} & \text { Uxx-SLOT yy } \\ & (\mathrm{J} 2) \end{aligned}$ | CABLE | 407273 |  |  |
|  | $\begin{aligned} & \text { BLK AAx RW } 11 \\ & (\mathrm{~J} 110) \end{aligned}$ | $\begin{aligned} & \text { Uxx-SLOT yy } \\ & (\mathrm{J} 3) \end{aligned}$ | CABLE | 407273 |  |  |
|  | $\begin{aligned} & \text { BLK AAx RW } 12 \\ & (\mathrm{~J} 111) \end{aligned}$ | $\begin{aligned} & \text { Uxx-SLOT yy } \\ & (\mathrm{J} 3) \end{aligned}$ | CABLE | 407273 |  |  |
|  | BLK AAx RW 13 (J112) | $\begin{aligned} & \text { Uxx-SLOT yy } \\ & (\mathrm{J} 3) \end{aligned}$ | CABLE | 407273 |  |  |
|  | BLK AAx RW 14 (J113) | $\begin{aligned} & \text { Uxx-SLOT yy } \\ & (\mathrm{J} 3) \end{aligned}$ | CABLE | 407273 |  |  |
|  | BLK AAx RW 15 (J114) | $\begin{aligned} & \text { Uxx-SLOT yy } \\ & (\mathrm{J} 3) \end{aligned}$ | CABLE | 407273 |  |  |
|  | BLK AAx RW 16 $(J 115)$ | $\begin{aligned} & \text { Uxx-SLOT yy } \\ & (\mathrm{J} 3) \end{aligned}$ | CABLE | 407273 |  |  |
|  | BLK AAx RW 17 <br> (J116) | $\begin{aligned} & \text { Uxx-SLOT yy } \\ & (\mathrm{J} 4) \end{aligned}$ | CABLE | 407273 |  |  |
|  | BLK AAx RW OI (J117) | $\begin{aligned} & \text { Uxx-SLOT yy } \\ & (\mathrm{J} 4) \end{aligned}$ | CABLE | 407273 |  |  |
|  | $\begin{aligned} & \text { BLK AAx RW } 02 \\ & (\mathrm{~J} 118) \end{aligned}$ | $\begin{aligned} & \text { Uxx-SLOT yy } \\ & (\mathrm{J} 4) \end{aligned}$ | CABLE | 407273 |  |  |
|  | BLK AAx RW 03 (J119) | $\begin{aligned} & \text { Uxx-SLOT yy } \\ & (\mathrm{J4}) \end{aligned}$ | CABLE | 407273 |  |  |
|  | $\begin{aligned} & \text { BLK AAx RW } 04 \\ & (\mathrm{~J} 120) \end{aligned}$ | $\begin{aligned} & \text { Uxx-SLOT yy } \\ & (\mathrm{J} 4) \end{aligned}$ | CABLE | 407273 |  |  |
|  | BLK Aax RW 05 (J121) | Uxx-SLOT yy (J4) | CABLE | 407273 |  |  |

This system wirelist serves as a template for incorporating this harness assembly into the overall system wirelist. It does not in any way affect the fabrication of this harness assembly.


ENGINEERING WIRE LIST


ENGINEERING WIRE LIST


ENGINEERING WIRE LIST


ENGINEERING WIRE LIST

| WIRE | FROM |  | TO | TYPE | PAR | WIRE <br> LEN | REFER |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \hline 147 \\ & 148 \end{aligned}$ | $\begin{aligned} & \mathrm{J114-7} \\ & \mathrm{J114-8} \end{aligned}$ | $\begin{aligned} & \mathrm{J3-47} \\ & \mathrm{J3-48} \end{aligned}$ |  | $\begin{aligned} & \hline \text { YEL } \\ & \text { TAN } \\ & \hline \end{aligned}$ | $\begin{aligned} & 407255 \\ & 407255 \end{aligned}$ | $\begin{aligned} & 41.5^{\prime \prime} \\ & 41.5^{\prime \prime} \end{aligned}$ | $\begin{aligned} & \text { CHAN } 72 \\ & \text { CHAN } 72 \text { RTN } \end{aligned}$ |  |
| $\begin{aligned} & \hline 149 \\ & 150 \end{aligned}$ | $\begin{aligned} & \mathrm{J} 114-9 \\ & \mathrm{~J} 114-10 \end{aligned}$ | $\begin{aligned} & \hline \mathrm{J3-49} \\ & \mathrm{J3-50} \end{aligned}$ |  | $\begin{aligned} & \text { GRN } \\ & \text { TAN } \end{aligned}$ | $\begin{aligned} & 407255 \\ & 407255 \end{aligned}$ | $\begin{aligned} & 41.5^{\prime \prime} \\ & 41.5^{\prime \prime} \end{aligned}$ | EDRVR 00 EDRVR 00 RTN |  |
| $\begin{aligned} & 151 \\ & 152 \end{aligned}$ | $\begin{aligned} & \mathrm{J} 115-10 \\ & \mathrm{~J} 115-9 \end{aligned}$ | $\begin{aligned} & \hline \mathrm{J3-51} \\ & \mathrm{J3-52} \end{aligned}$ |  | $\begin{aligned} & \hline \text { BLU } \\ & \text { TAN } \end{aligned}$ | $\begin{aligned} & 407255 \\ & 407255 \end{aligned}$ | $\begin{aligned} & 41.5^{\prime \prime} \\ & 41.5^{\prime \prime} \end{aligned}$ | EDRVR 01 EDRVR 01 RTN |  |
| $\begin{aligned} & 153 \\ & 154 \end{aligned}$ | $\begin{aligned} & \mathrm{J} 115-8 \\ & \mathrm{J115-7} \end{aligned}$ | $\begin{aligned} & \hline 33-53 \\ & \mathrm{J3-54} \end{aligned}$ |  | $\begin{aligned} & \hline \text { VIO } \\ & \text { TAN } \end{aligned}$ | $\begin{aligned} & 407255 \\ & 407255 \end{aligned}$ | $\begin{aligned} & 41.5^{\prime \prime} \\ & 41.5^{\prime \prime} \end{aligned}$ | $\begin{aligned} & \text { EDRVR } 02 \\ & \text { EDRVR } 02 \text { RTN } \end{aligned}$ |  |
| $\begin{aligned} & 155 \\ & 156 \end{aligned}$ | $\left.\right\|^{J 115-6}$ | $\begin{aligned} & \mathrm{J3-55} \\ & \mathrm{J3-56} \end{aligned}$ |  | $\begin{aligned} & \text { GRY } \\ & \text { TAN } \end{aligned}$ | $\begin{aligned} & 407255 \\ & 407259 \end{aligned}$ | $\begin{aligned} & 41.5^{\prime \prime} \\ & 41.5^{\prime \prime} \end{aligned}$ | $\begin{aligned} & \text { EDRVR } 03 \\ & \text { EDRVR } 03 \text { RTN } \end{aligned}$ |  |
| $\begin{aligned} & 157 \\ & 158 \end{aligned}$ | $\begin{aligned} & j 115-4 \\ & J 115-3 \end{aligned}$ | $\begin{aligned} & \mathrm{J3-57} \\ & \mathrm{J3-58} \end{aligned}$ |  | $\begin{aligned} & \text { WHT } \\ & \text { TAN } \end{aligned}$ | $\begin{aligned} & 407259 \\ & 407259 \end{aligned}$ | $\begin{aligned} & 41.5^{\prime \prime} \\ & 41.5^{\prime \prime} \end{aligned}$ | EDRVR 04 EDRVR 04 RTN |  |
| $\begin{aligned} & 159 \\ & 160 \end{aligned}$ | $\begin{aligned} & j 115-2 \\ & J 115-1 \end{aligned}$ | $\begin{aligned} & \hline 33-59 \\ & \mathrm{J3-60} \end{aligned}$ |  | $\begin{aligned} & \hline \text { BLK } \\ & \text { TAN } \end{aligned}$ | $\begin{aligned} & 407255 \\ & 407259 \end{aligned}$ | $\begin{aligned} & 41.5^{\prime \prime} \\ & 41.5 " \end{aligned}$ | $\begin{aligned} & \text { EDRVR } 05 \\ & \text { EDRVR } 05 \text { RTN } \end{aligned}$ |  |
| $\begin{aligned} & \hline 161 \\ & 162 \end{aligned}$ | $\begin{aligned} & \mathrm{J} 116-1 \\ & \mathrm{~J} 116-2 \end{aligned}$ | $\begin{aligned} & 34-1 \\ & 34-2 \end{aligned}$ |  | $\begin{aligned} & \mathrm{BRN} \\ & \mathrm{TAN} \end{aligned}$ | $\begin{aligned} & 407255 \\ & 407255 \end{aligned}$ | $\begin{aligned} & 41.5^{\prime \prime} \\ & 41.5 " \end{aligned}$ | CHAN 73 <br> CHAN 73 RTN |  |
| $\begin{aligned} & \hline 163 \\ & 164 \end{aligned}$ | $\begin{aligned} & \mathrm{J} 116-3 \\ & \mathrm{~J} 116-4 \end{aligned}$ | $\begin{aligned} & \mathrm{J4} 4 \\ & \mathrm{J4}-4 \end{aligned}$ |  | $\begin{aligned} & \text { RED } \\ & \text { TAN } \end{aligned}$ | $\begin{aligned} & 407255 \\ & 407255 \end{aligned}$ | $\begin{aligned} & 41.5^{\prime \prime} \\ & 41.5^{\prime \prime} \end{aligned}$ | CHAN 74 <br> CHAN 74 RTN |  |
| $\begin{aligned} & 165 \\ & 166 \end{aligned}$ | $\begin{aligned} & \mathrm{J} 116-5 \\ & \mathrm{J116-6} \end{aligned}$ | $\begin{aligned} & 34-5 \\ & 34-6 \end{aligned}$ |  | $\begin{aligned} & \text { ORN } \\ & \text { TAN } \end{aligned}$ | $\begin{aligned} & 407259 \\ & 407255 \end{aligned}$ | $\begin{aligned} & 41.5^{\prime \prime} \\ & 41.5^{\prime \prime} \end{aligned}$ | CHAN 75 CHAN 75 RTN |  |
| $\begin{aligned} & 167 \\ & 168 \end{aligned}$ | $\begin{aligned} & \hline J 116-7 \\ & \mathrm{J116-8} \end{aligned}$ | $\begin{aligned} & \hline 34-7 \\ & 34-8 \end{aligned}$ |  | $\begin{aligned} & \text { YEL } \\ & \text { TAN } \end{aligned}$ | $\begin{aligned} & 407255 \\ & 407259 \end{aligned}$ | $\begin{aligned} & 41.5^{\prime \prime} \\ & 41.5^{\prime \prime} \end{aligned}$ | $\begin{aligned} & \text { CHAN } 76 \\ & \text { CHAN } 76 \text { RTN } \end{aligned}$ |  |
| $\begin{aligned} & 169 \\ & 170 \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{J} 116-9 \\ & \mathrm{~J} 116-10 \end{aligned}$ | $\begin{array}{\|l\|} \hline \mathrm{J4-9} \\ \mathrm{J4-10} \end{array}$ |  | $\begin{aligned} & \text { GRN } \\ & \text { TAN } \end{aligned}$ | $\begin{aligned} & 407259 \\ & 407259 \end{aligned}$ | $\begin{aligned} & 41.5^{\prime \prime} \\ & 41.5^{\prime \prime} \end{aligned}$ | $\begin{aligned} & \text { CHAN } 77 \\ & \text { CHAN } 77 \text { RTN } \end{aligned}$ |  |
| $\begin{aligned} & 171 \\ & 172 \end{aligned}$ | $\begin{array}{\|l\|} \hline J 117-10 \\ J 117-9 \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline \mathrm{J4-11} \\ \mathrm{J4}-12 \end{array}$ |  | $\begin{aligned} & \hline \text { BLU } \\ & \text { TAN } \end{aligned}$ | $\begin{aligned} & 407255 \\ & 407252 \end{aligned}$ | $\begin{aligned} & 41.5^{\prime \prime} \\ & 41.5^{\prime \prime} \end{aligned}$ | $\begin{aligned} & \text { CHAN } 78 \\ & \text { CHAN } 78 \text { RTN } \end{aligned}$ |  |
| $\begin{aligned} & \hline 173 \\ & 174 \end{aligned}$ | $\begin{aligned} & j 117-8 \\ & \mathrm{~J} 117-7 \end{aligned}$ | $\begin{array}{\|l\|} \hline \mathrm{J4-13} \\ \mathrm{J4}-14 \end{array}$ |  | $\begin{aligned} & \hline \text { VIO } \\ & \text { TAN } \end{aligned}$ | $\begin{aligned} & 407255 \\ & 407252 \end{aligned}$ | $\begin{aligned} & 41.5^{\prime \prime} \\ & 41.5^{\prime \prime} \end{aligned}$ | CHAN 79 <br> CHAN 79 RTN |  |
| $\begin{aligned} & \hline 175 \\ & 176 \end{aligned}$ | $\begin{aligned} & j 117-6 \\ & \mathrm{~J} 117-5 \end{aligned}$ | $\begin{array}{\|l\|} \hline J 4-15 \\ \mathrm{J4}-16 \end{array}$ |  | $\begin{aligned} & \hline \text { GRY } \\ & \hline \text { TAN } \end{aligned}$ | $\begin{aligned} & 407255 \\ & 407252 \end{aligned}$ | $\begin{aligned} & 41.5^{\prime \prime} \\ & 41.5 " \end{aligned}$ | CHAN 80 <br> CHAN 80 RTN |  |
| $\begin{aligned} & 177 \\ & 178 \end{aligned}$ | $\begin{aligned} & \hline J 117-4 \\ & \mathrm{~J} 117-3 \\ & \hline \end{aligned}$ | $\begin{array}{\|l\|} \hline \mathrm{J4-17} \\ \mathrm{J4}-18 \end{array}$ |  | $\begin{aligned} & \text { WHT } \\ & \text { TAN } \end{aligned}$ | $\begin{aligned} & 407255 \\ & 407252 \end{aligned}$ | $\begin{aligned} & 41.5^{\prime \prime} \\ & 41.5^{\prime \prime} \end{aligned}$ | CHAN 81 CHAN 81 RTN |  |
| $\begin{aligned} & \hline 179 \\ & 180 \end{aligned}$ | $\begin{aligned} & J 117-2 \\ & \mathrm{~J} 117-1 \end{aligned}$ | $\begin{aligned} & \mathrm{J4} 4-19 \\ & \mathrm{J4}-20 \end{aligned}$ |  | $\begin{aligned} & \hline \text { BLK } \\ & \text { TAN } \\ & \hline \end{aligned}$ | $\begin{aligned} & 407255 \\ & 407252 \end{aligned}$ | $\begin{aligned} & 41.5^{\prime \prime} \\ & 41.5^{\prime \prime} \end{aligned}$ | CHAN 82 <br> CHAN 82 RTN |  |
| $\begin{aligned} & 181 \\ & 182 \end{aligned}$ | $\begin{aligned} & \mathrm{J} 118-1 \\ & \mathrm{~J} 118-2 \end{aligned}$ | $\begin{array}{\|l\|} \hline \mathrm{J4}-21 \\ \mathrm{J4}-22 \end{array}$ |  | $\begin{aligned} & \hline \text { BRN } \\ & \text { TAN } \end{aligned}$ | $\begin{aligned} & 407255 \\ & 407252 \end{aligned}$ | $\begin{aligned} & 41.5^{\prime \prime} \\ & 41.5^{\prime \prime} \end{aligned}$ | CIIAN 83 CHAN 83 RTN |  |
| $\begin{aligned} & 183 \\ & 184 \end{aligned}$ | $\begin{aligned} & \mathrm{J} 118-3 \\ & \mathrm{J118-4} \end{aligned}$ | $\begin{aligned} & \mathrm{J4} 423 \\ & \mathrm{J4}-24 \end{aligned}$ |  | $\begin{aligned} & \text { RED } \\ & \text { TAN } \end{aligned}$ | $\begin{aligned} & 407255 \\ & 407252 \end{aligned}$ | $\begin{aligned} & \hline 41.5^{\prime \prime} \\ & 41.5^{\prime \prime} \end{aligned}$ | CHAN 84 CHAN 84 RTN |  |
| $\begin{aligned} & \hline 185 \\ & 186 \\ & \hline \end{aligned}$ | $\begin{array}{\|l\|l} \hline J 118-5 \\ J 118-6 \end{array}$ | $\begin{array}{\|l\|} \hline \mathrm{J4-25} \\ \mathrm{J4}-26 \\ \hline \end{array}$ |  | $\begin{array}{\|l\|l\|} \hline \text { ORN } \\ \text { TAN } \\ \hline \end{array}$ | $\begin{aligned} & 407255 \\ & 407252 \end{aligned}$ | $\begin{aligned} & 41.5^{\prime \prime} \\ & 41.5^{\prime \prime} \end{aligned}$ | $\begin{aligned} & \text { CHAN } 85 \\ & \text { CHAN } 85 \text { RTN } \end{aligned}$ |  |
| $\begin{aligned} & \hline 187 \\ & 188 \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{J} 118-7 \\ & \mathrm{~J} 118-8 \end{aligned}$ | $\begin{array}{\|l\|} \hline \mathrm{J4-27} \\ \mathrm{J4}-28 \\ \hline \end{array}$ |  | $\begin{aligned} & \text { YEL } \\ & \text { TAN } \end{aligned}$ | $\begin{aligned} & 407255 \\ & 407252 \end{aligned}$ | $\begin{aligned} & 41.5^{\prime \prime} \\ & 41.5^{\prime \prime} \end{aligned}$ | $\begin{aligned} & \text { CHAN } 86 \\ & \text { CHAN } 86 \text { RTN } \end{aligned}$ |  |
| $\begin{aligned} & \hline 189 \\ & 190 \end{aligned}$ | $\begin{aligned} & \mathrm{J118-9} \\ & \mathrm{~J} 118-10 \end{aligned}$ | $\begin{aligned} & \hline 34-29 \\ & 34-30 \end{aligned}$ |  | $\begin{aligned} & \hline \text { GRN } \\ & \text { TAN } \end{aligned}$ | $\begin{aligned} & 407255 \\ & 407252 \end{aligned}$ | $\begin{aligned} & 41.5^{\prime \prime} \\ & 41.5^{\prime \prime} \end{aligned}$ | $\begin{aligned} & \text { CHAN } 87 \\ & \text { CHAN } 87 \text { RTN } \end{aligned}$ |  |
| $\begin{aligned} & 191 \\ & 192 \end{aligned}$ | $\begin{aligned} & \mathrm{J} 119-10 \\ & \mathrm{~J} 119-9 \end{aligned}$ | $\begin{array}{\|l\|} \hline \mathrm{J4-31} \\ \mathrm{J4}-32 \end{array}$ |  | $\begin{aligned} & \text { BLU } \\ & \text { TAN } \end{aligned}$ | $\begin{aligned} & 407255 \\ & 407252 \end{aligned}$ | $\begin{aligned} & 41.5^{\prime \prime} \\ & 41.5^{\prime \prime} \end{aligned}$ | $\begin{aligned} & \text { CHAN } 88 \\ & \text { CHAN } 88 \text { RTN } \end{aligned}$ |  |
| $\begin{aligned} & \hline 193 \\ & 194 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \text { J119-8 } \\ & \text { J119-7 } \end{aligned}$ | $\begin{array}{\|l\|} \hline \mathrm{J4}-33 \\ \mathrm{J4}-34 \\ \hline \end{array}$ |  | $\begin{aligned} & \hline \text { VIO } \\ & \text { TAN } \\ & \hline \end{aligned}$ | $\begin{aligned} & 40725! \\ & 40725! \end{aligned}$ | $\begin{aligned} & 41.5^{\prime \prime} \\ & 41.5^{\prime \prime} \end{aligned}$ | $\begin{aligned} & \text { CHAN } 89 \\ & \text { CHAN } 89 \text { RTN } \end{aligned}$ |  |
| DOCUMENT TIT'LE |  |  | SIZE. | CODE NO |  | DOCUMENT NO. |  | REV |
| HARNESS ASSY, 1260-14,TTI |  |  | A | 21793 |  | 407273 |  | A |
|  |  |  | DRN |  |  |  | SHEET 7 of 8 |  |

ENGINEERING WIRE LIST

| WIRE | FROM | TO | TYPE | PART \# | WIRE <br> LEN | REFERENCE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 195 | J119-6 | J4-35 | GRY | 407255 | 41.5" | CHAN 90 |
| 196 | J119-5 | J4-36 | TAN | 407255 | 41.5" | CHAN 90 RTN |
| 197 | J119-4 | J4-37 | WHT | 407255 | 41.5" | CHAN 91 |
| 198 | J119-3 | J4-38 | TAN | 407255 | 41.5" | CHAN 91 RTN |
| 199 | J119-2 | J4-39 | BLK | 407255 | 41.5" | CHAN 92 |
| 200 | J119-1 | J4-40 | TAN | 407255 | 41.5" | CHAN 92 RTN |
| 201 | J120-1 | J4-41 | BRN | 407255 | 41.5" | CHAN 93 |
| 202 | J120-2 | J4-42 | TAN | 407255 | 41.5" | CHAN 93 RTN |
| 203 | J120-3 | J4-43 | RED | 407255 | 41.5" | CHAN 94 |
| 204 | J120-4 | J4-44 | TAN | 407255 | 41.5" | CHAN 94 RTN |
| 205 | J120-5 | J4-45 | ORN | 407255 | 41.5" | CHAN 95 |
| 206 | J120-6 | J4-46 | TAN | 407255 | 41.5" | CHAN 95 RTN |
| 207 | J120-7 | J4-47 | YEL | 407255 | 41.5" | CHAN 96 |
| 208 | J120-8 | J4-48 | TAN | 407255 | 41.5" | CHAN 96 RTN |
| 209 | J120-9 | J4-49 | GRN | 407255 | 41.5" | EDRYR 06 |
| 210 | J120-10 | J4-50 | TAN | $407255$ | $41.5^{\prime \prime}$ | EDRVR 06 RTN |
| 211 | J121-10 | J4-51 | BLU | 407255 |  | EDRVR 07 |
| 212 | J121-9 | J4-52 | TAN | $407255$ | $41.5^{\prime \prime}$ | EDRVR 07 RTN |
| 213 | J121-8 | J4-53 | VIO | 407255 |  | EDRVR 08 |
| 214 | J121-7 | J4-54 | TAN | $407255$ | $41.5^{\prime \prime}$ | EDRVR 08 RTN |
| 215 | J121-6 | J4-55 |  |  |  | EDRVR 09 |
| 216 | J121-5 | J4-56 | TAN | $407255$ | $41.5^{\prime \prime}$ | EDRVR 09 RTN |
| 217 | J121-4 | J4-57 | WHT | 407255 | 41.5" | EDRYR 10 |
| 218 | J121-3 | J4-58 | TAN | 407255 | 41.5" | EDRVR 10 RTN |
| 219 | J121-2 | J4-59 | BLK | 407255 | 41.5" | EDRVR 11 |
| 220 | J121-1 | J4-60 | TAN | 407255 | 41.5" | EDRVR 11 RTN |


|  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DOCUMENT TI''LE | SIZE. | CODE NO | DOCUMENT NO. | REV |  |  |
| HARNESS ASSY, 1260-14,TTI | A | 21793 | 407273 | A |  |  |
|  | DRN | SHEET 8 of 8 |  |  |  |  |

This page was left intentionally blank.

